

### Introduction to Digital Design

Week 12: Register Memory Components and FIFO

> Yao Zheng Assistant Professor University of Hawai'i at Mānoa Department of Electrical Engineering


### Overview

- Memory components
  - RAM: readable and writable memory
  - SRAM vs DRAM
  - · ROM: read-only memory
    - Erasable Programmable ROM vs Flash Memory
- Queues
  - · FIFO: A list written to at the back, from read from the front
- Common Uses of a Queue
- Multiple processors
  - · Use multiple processor to design complicated systems
  - Interfacing between processors
- Hierarchy
  - · Design philosophy: hierarchy helps us manage complexity
  - · Memory hierarchy (optional)

2

### **Memory Components**

- RTL design instantiates datapath components to create datapath, controlled by a controller
  - Some components are used outside the controller and DP
- MxN memory
  - M words, N bits wide each
- Several varieties of memory, which we now introduce




5.7

### Random Access Memory (RAM)


- RAM Readable and writable memory
- "Random access memory"
  - Strange name—Created several decades ago to contrast with sequentially-accessed storage like tape drives
  - Logically same as register file—Memory with address inputs, data inputs/outputs, and control


    RAM usually one port; RF usually two or more
- RAM vs. RF
  - RAM typically larger than about 512 or 1024 words
  - RAM typically stores bits using a bit storage approach that is more efficient than a flip-flop
    RAM typically implemented on a chip in a square
  - RAM typically implemented on a chip in a square rather than rectangular shape—keeps longest wires (hence delay) short








.























14


# RAM Example: Digital Sound Recorder - Now create play behavior - Use local register a again, create state machine that counts from 0 to 4095 again - For each a - Read RAM - Write to digital-to-analog conv. - Note: Must write d-to-a one cycle after reading RAM, when the read data is available on the data bus - The record and play state machines would be parts of a larger state machine controlled by signals that determine when to record or play - Read RAM - Write to digital-to-analog conv. - Note: Must write d-to-a one cycle after reading RAM, when the read data is available on the data bus - The record and play state machines would be parts of a larger state machine controlled by signals that determine when to record or play

### Read-Only Memory — ROM Memory that can only be read from, not written to Data lines are output only No need for rw input Advantages over RAM Compact: May be smaller Nonvolatile: Saves bits even if power supply is turned off Speed: May be faster (especially than DRAM) Low power: Doesn't need power supply to save bits, so can extend battery life Choose ROM over RAM if stored data won't change (or won't change often) For example, a table of Celsius to Fahrenheit conversions in a digital thermometer














### **ROM Types** Electronically-Erasable Programmable ROM (EEPROM) Similar to EPROM Uses floating-gate transistor, electronic programming to trap electrons in certain cells But erasing done *electronically*, not using UV light Erasing done one word at a time Flash memory Like EEPROM, but all words (or large blocks of words) can be erased simultaneously Became very common starting in late 1990s • Both types are in-system programmable Can be programmed with new stored bits while in the system in which the ROM operates 1024x32 EEPROM · Requires bi-directional data lines, and write control input Also need busy output to indicate that erasing is in progress – erasing takes some time 19
























# Common Uses of a Queue Pushes pressed keys onto queue, meanwhile pops and sends to computer Digital video recorder Pushes captured frames, meanwhile pops frames, compresses them, and stores them Computer network routers Pushes incoming packets onto queue, meanwhile pops packets, processes destination information, and forwards each packet out over appropriate port



### 5.9 **Multiple Processors** Using multiple processors can ease design from button ButtonDebouncer Keeps distinct behaviors separate Ex: Laser-based distance measurer with button debounce Use two processors Ex: Code detector with button press synchronizers (BPS) Start si > BPS BPS processor for each input, plus CodeDetector Red ri BPS Door Green bi BPS BPS BPS a processor 31

### **Interfacing Multiple Processors**

- Use signal, register, or other component outside processors
  - Known as global
- Common methods use global...
- control signal, data signal, register, register file, queue
- Typically all multiple processors and clocked globals use same clock
  - Synchronized


32

### Ex: Temperature Statistics with Multiple Processors

- 16-bit unsigned input T from temperature sensor, 16-bit output A. Sample T every 1 second. Compute output A every minute, should equal average of most recent 64 samples.
- recent 64 samples.

   Single HLSM: Complicated
- Instead, two HLSMs (and hence two processors) and shared register file
  - Tsample HLSM: Store T into successive RF address, once per sec.
  - Avg HLSM: Compute and output average of all 64 RF words, once per min.
  - Note that each uses distinct timer


Keeping the sampling and averaging behaviors separate leads to simple design



33

### Ex: Digital Camera with Mult. Processors and Queue

- Read and Compress processors (Ch 1)
  - Compress may take longer, depends on picture
  - Use queue, read can push additional pics (up to 8)
  - Likewise, use queue between Compress and Store




34

## Hierarchy — A Key Design Concept Hierarchy Organization with few items at the top, with each item decomposed into other items Common example: Country 1 item at top (the country) Country item decomposed into state/province items Each state/province item decomposed into city items Each state/province item decomposed into city items Hierarchy helps us manage complexity To go from transistors to gates, muxes, decoders, registers, ALUs, controllers, datapaths, memories, queues, etc. Imagine trying to comprehend a controller and datapath at the level of gates Map showing just top two levels of hierarchy


### Hierarchy and Abstraction


- Abstraction
  - Hierarchy often involves not just grouping items into a new item, but also associating higher-level behavior with the new item, known as <u>abstraction</u>
    - Ex: 8-bit adder has understandable highlevel behavior—adds two 8-bit binary numbers
  - Frees designer from having to remember, or even understand, the lower-level details



-

### Hierarchy and Composing Larger Components from **Smaller Versions** A common task is to compose smaller components A Collinion Lask is to compose smaller composition into a larger one Gates: Suppose you have plenty of 3-input AND gates, but need a 9-input AND gate Can simple compose the 9-input gate from several 3-input gates Muxes: Suppose you have 4x1 and 2x1 muxes, but need an 8x1 mux s2 selects either top or bottom 4x1 s1s0 select particular 4x1 input Implements 8x1 mux – 8 data inputs, 3 selects, one output 37





### Summary

- Memory components
  - RAM: readable and writable memory
    - SRAM vs DRAM

  - ROM: read-only memory
     Erasable Programmable ROM vs Flash Memory

  - · FIFO: A list written to at the back, from read from the front
  - Common Uses of a Queue
- Multiple processors
  - · Use multiple processor to design complicated systems
  - Interfacing between processors
- Hierarchy
  - · Design philosophy: hierarchy helps us manage complexity
  - · Memory hierarchy (optional)