Cory Snooks Aaron Pederson EE 465 Lab 7 10/20/2015

Lab 7 Report

In this lab, we need to find another way to increase clock speed. To do this, we will be "pipelining" the design by adding registers in-between gates of the circuit to split the data path into various segments. Each segment will take less time than the overall circuit so the overall throughput will be higher.


1 Observation & correction:

Before fix:

endmodule

```
module ALT MULTADD(iCLK, iRST N, iSEL, iAO, iA1, iBO, iB1, oR);
input iCLK, iRST N, iSEL, iAO, iA1, iBO, iB1;
output oR;
wire iCLK, iRST N, iSEL;
wire [7:0] iA0, iA1, iB0, iB1;
reg [7:0] A0, A1, B0, B1;
reg [16:0] oR;
always @ (posedge iCLK, negedge iRST N)begin
A0 <= iA0;
A1 <= iA1;
B0 <= iB0;
B1 <= iB1;
  if(iRST N)begin
    if(iSEL) begin
     oR <= A0 * B0 + A1 * B1;
    end
    else begin
     oR <= A0 * B0 + A1 * B1 + A0 * A1 * B0 * B1;
    end
  end
  else begin
   oR <= 0;
  end
end
```

Simulation:



This is not correct, we need the first output from oRESULT to correspond to the input from the previous clock cycle.

After fix:

```
module ALT_MULTADD(iCLK, iRST_N, iSEL, iA0, iA1, iB0, iB1, oR);
input iCLK, iRST_N, iSEL, iA0, iA1, iB0, iB1;
output oR;


wire iCLK, iRST_N, iSEL;
wire [7:0] iA0, iA1, iB0, iB1;
reg SEL;
reg [7:0] A0, A1, B0, B1;
reg [16:0] oR;

always @ (posedge iCLK, negedge iRST_N)begin


A0 <= iA0;
A1 <= iA1;
B0 <= iB0;
B1 <= iB1;
SEL <= iSEL;</pre>
```

```
if(iRST N)begin
    if(SEL) begin
      oR <= A0 * B0 + A1 * B1;
    end
    else begin
     oR <= A0 * B0 + A1 * B1 + A0 * A1 * B0 * B1;
    end
  end
  else begin
    oR \leq 0;
  end
end
endmodule
Simulation:
`timescale 10ns/1ns
module ALT MULTADD TB ();
  reg iCLK_t, iRST_N_t, iSEL t;
  reg [7:0] iA0 t, iA1_t, iB0_t, iB1_t;
  wire [16:0] oRESULT t;
  ALT MULTADD X(iCLK t, iRST N t, iSEL t, iA0 t, iA1 t, iB0 t, iB1 t, oRESULT t);
  initial $display ("Test control");
      initial $display ("%10s %10s %10s %10s %10s %10s %10s %10s",
      "iCLK_t", "iRST_N_t", "iSEL_t", "iA0_t", "iA1_t", "iB0_t", "iB1_t", "oRESULT_t");
   initial $monitor ("%10b %10b %10b %10d %10d %10d %10d %10d",
      iCLK t, iRST N t, iSEL t, iA0 t, iA1 t, iB0 t, iB1 t, oRESULT t);
  initial begin
    iCLK t = 0;
    iRST N t = 0;
    iSEL t = 0;
    iA0 t = 0;
    iA1 t = 0;
    iB0 t = 0;
    iB1 t = 0;
    #1
    iRST_N_t = 1;
    #1
    iA0 t = 3;
    iA1 t = 3;
    iB0 t = 3;
    iB1 t = 3;
    #2
    iSEL t = 1;
    iA0 t = 1;
    iA1^{-}t = 1;
    iB0 t = 1;
    iB1 t = 1;
```

```
#4
  $stop;
end
always #1 iCLK_t = ~iCLK_t;
endmodule
```




Good, the transition of oResult from 99 to 2 shows that the new design is working properly.



2 Pipelining

Schematic:




& Code:

```
module ALT_MULTADD_pipe(iCLK, iRST_N, iSEL, iA0, iA1, iB0, iB1, oR);
input iCLK, iRST N, iSEL, iAO, iA1, iBO, iB1;
output oR;
wire iCLK, iRST N, iSEL;
wire [7:0] iA0, iA1, iB0, iB1;
reg SEL, SEL1;
reg [7:0] A0, A1, B0, B1, M0, M1;
reg [16:0] oR;
always @ (posedge iCLK)begin
A0 <= iA0;
A1 <= iA1;
B0 <= iB0;
B1 <= iB1;
M0 <= A0 * B0;
M1 <= A1 * B1;
SEL1 <= iSEL;
SEL <= SEL1;</pre>
  if(iRST N)begin
  if(SEL) begin
    oR <= M0 + M1;
  end
```

```
else begin
   oR <= M0 + M1 + M0 * M1;
end
end
else begin
   oR <= 0;
end
end</pre>
```

3 Pipelined Design Waveform:




As you can see, the pipelining causes an extra clock cycle before output register outputs but throughput and functioning is still the same.

4 Synthesis:


We synthesized both the circuits from above and compared differences between un-piped and piped designs.

Design constraints:




After tuning the clock period, the lowest we were able to achieve is .93 ns.


Synthesized Schematic:



We see the registers located in-between the first logic computation stage and the second. This is what we want to see.

Area report comparison:





Non-Pipelined:

Instance	Cells	Cell Area	Net Area	Total Area	Wireload
ALT MULTADD	1399	4245	0	4245	ZeroWireload (S)
csa tree add 20 28	362	1125	0	1125	ZeroWireload (S)
csa_tree_add_23_38_groupi	385	1113	0	1113	ZeroWireload (S)
csa tree mul 23 48 groupi	327	856	0	856	ZeroWireload (S)
mul 23 43	222	604	0	604	ZeroWireload (S)
final adder add 20 28	34	152	0	152	ZeroWireload (S)

Pipelined:

Instance	Cells	Cell Area	Net Area	Total Area	Wireload	
ALT_MULTADD_pipe	2550	5813	0	5813	ZeroWireload	(S)
RC_CG_HIER_INST0	1	6	0	6	ZeroWireload	(S)
sharing mux60	1	2	0	2	ZeroWireload	(S)

The area increased from 4245 to 5813. This is expected because of the inserted registers which require extra area.


Retime enabled:

Instance	Cells	Cell Area	Net Area	Total Area	Wireload	
ALT MULTADD pipe	1370	3820	0	3820	ZeroWireload	(S)
csa tree add 25 28	605	1517	0	1517	ZeroWireload	(S)
mul 19 14	262	675	0	675	ZeroWireload	(S)
mul 20 14	249	669	0	669	ZeroWireload	(S)
final adder add 25 28 Y final adder add 22 22	130	384	0	384	ZeroWireload	(S)
sharing mux	25	64	0	64	ZeroWireload	(S)
sharing_mux59	25	57	0	57	ZeroWireload	(S)
RC_CG_HIER_INSTO	1	6	0	6	ZeroWireload	(S)
sharing_mux60	1	2	0	2	ZeroWireload	(S)

We can see that the types of cells synthesized is different from when retime was not enabled.

Timing Comparison:

Here, we will compare the timing of the non-pipelined vs the pipelined logic. Here are the pipelined timing reports:



Pin	Type		(fF)	(ps)	(ps)	(ps)	
(clock iCLK)	launch					0	R
A0_reg[5]/CP A0_reg[5]/Q mul 23 43/A[5]	DFQD1	16	19.0	0 169	+183	0 183	
g3067/A2 g3067/ZN	ND2D1	2	2.2	62	+0 +59 +0	242	F
g2991/A2 g2991/ZN g3097/A1	XNR2D1	2	3.3	44		354	F
g3097/A1 g3097/Z g3092/A1	XOR3D1	2	3.3	48		544	R
g3092/ZN g2881/A1	XNR3D1	2			+0	737	
g2881/ZN g2856/B	NR2D1	2			+0	761	
g2856/ZN g2855/I	A0121D1		3.6		+71	832	
g2855/ZN g2842/A1 g2842/Z	INVD1 AO21D1				+27	859	
g2831/A1 g2831/ZN	XNR2D1	9	10.8	80	+62 +0 +111	921 1032	
mul_23_43/Z[7] csa_tree_mul_23_48_c			10.0	00	1111	1032	L
g4897/B1 g4897/ZN	MOAI22D1		2.2	88		1032 1108	F
g4859/B1 g4859/ZN g4981/A1	AOI22D1	2	3.3	104	+0 +90 +0	1198	R
g4981/ZN g4681/A1	XNR3D1	2	2.1	39	+203	1401	R
g4681/ZN g4669/A1	CKND2D1	2	2.1	43		1433	F
g4669/ZN g4654/A1	INR2D1		2.4		+58 +0	1490 1490	F
g4654/ZN csa_tree_mul_23_48_c csa_tree_add_23_38_c	MOAI22D1 groupi/out_0[groupi/in_0[7	9 7]]	10.7	213	+127		R
g6496/B1 g6496/ZN	MAOI22D1		1.5	78	+0 +94 +0	1712	R
g6404/B2 g6404/Z g6587/A1	OA22D0	2	3.3	74	+112	1824	R
g6587/ZN g6578/A2	XNR3D1	2	3.7	51	+207	2031	R
g6578/ZN g6247/B	XNR3D1	2	3.2	47	+201	2232	R
g6247/ZN g6564/A2	MAOI222D1			113	+0	2325	
g6564/ZN g6189/A1	XNR3D1	2			+212	2536	
g6189/ZN g6124/B	NR2D1	2		40	+0	2560	-
g6124/Z g6122/A2	A021D1				+85	2645	
g6122/ZN g6121/B1 g6121/ZN	AOI21D1 MOAI22D1				+53 +0 +65	2031	
csa_tree_add_23_38_q q491/A1		16]					
g491/Z	AO22D0 DFQD1	1	1.1	47	+76	2838 2838	R
oRESULT_reg[16]/CP	setup			0	+35		
(clock iCLK)	capture					3000	

Pipelined:							
Pin	Туре					(ps)	
(clock iCLK) M1 reg[3]/CP	launch			0		0	R
M1_reg[3]/Q	DFQD4	5	9.4		+127	127	
g11957/I g11957/ZN	CKND4	c	9.2	26	+0 +25		ъ
csa_tree_add_25_28_g13816/I					+0	152	
csa_tree_add_25_28_g13816/ZN csa_tree_add_25_28_g8295/A2	CKND2	5	8.7	33	+28		
sa_tree_add_25_28_g8295/ZN	CKND2D2	1	3.4	34	+31	211	
csa_tree_add_25_28_g8105/A2 csa_tree_add_25_28_g8105/ZN	ND2D3	6	6.8	34	+0		F
sa_tree_add_25_28_g7643/B1					+0	245	-
csa_tree_add_25_28_g7643/ZN csa_tree_add_25_28_g7515/A1	MOAI22D1	2	2.3	43	+64		F
csa_tree_add_25_28_g7515/ZN	CKND2D1	2	3.3	54	+42	351	R
g13591/A2 g13591/ZN	CKND2D2	2	2.3	23	+0		F
g319/A1					+0	380	
g319/Z g10928/A1	OA21D1	2	2.8	31	+62		F
g10928/ZN	NR2XD1	2	2.1	32	+27	470	R
y10931/A1 y10931/ZN	MOAI22D1	1	1.1	22	+0 +26		
g12279/A1	MOAIZZDI	1	1.1	32	+0		r
;12279/ZN ;12278/B	CKND2D1	1	1.2	32	+27		R
12278/ZN	IOA21D1	2	2.8	43		557	F
g13149/A2	NR2XD1	2	3.8	46	+0 +45		ъ
g13149/ZN g11685/A1	NKZXDI	3	3.0	46	+45		ĸ
11685/ZN	NR2XD1	1	2.1	25	+26		F
g11684/A1 g11684/ZN	NR2D2	3	3.3	46	+0		R
12706/A1	110 OD 1			21	+0		_
g12706/ZN g13640/A1	NR3D1	1	1.7	31	+26		F.
g13640/ZN	NR2XD1	1	4.0	48		724	R
g13249/A1 g13249/ZN	CKND2D4	8	8.8	33	+0		F
g11694/I					+0	757	
;11694/ZN ;35/A1	CKND0	1	1.2	32	+29		R
g35/ZN	NR2D1	2	2.4	25	+22	808	F
g12966/A1 g12966/ZN	OAI21D1	1	1.2	47	+0		R
g845/A1					+0	843	
g845/ZN g844/A1	ND3D1	1	1.2	46	+41		F
1844/ZN	ND2D1	1	1.1	26	+26	909	R
DRESULT_reg[11]/D DRESULT_reg[11]/CP	DFQD1			0	+0 +31		D
	setup						
(clock iCLK)						940 	
Cost Group : 'iCLK' (path_g: Timing slack : Ops Start-point : M1 reg[3]/CP End-point : oRESULT reg[11)					


The setup rise time is much shorter for the pipelined version as you can see it is 940ps for the pipelined and 3000 ps for the non-pipelined version.

		2015 06 PADD_pipe pluswc 12 palanced ed .ibrary					
Pin	Туре					Arrival (ps)	
clock iCLK)	launch					0	R
etime_s2_31_reg/CP etime_s2_31_reg/Q	DFQD2	12	16.4	0 55	+155	0 155	
sa_tree_add_25_28/in_ g20821/I	3[9]				+0	155	
g20821/IN	INVD4	16	18.0	47			R
g20970/A2					+0		
g20970/ZN	IOA21D1	1	3.6	50			R
g20531/A2	MDOMBO	0	0 0	2.0	+0		_
g20531/ZN g20966/B1	NR2XD2	0	8.2	36	+38		r
	A022D1	2	2.3	33	+87		F
g20245/A2					+0		
g20245/ZN	NR2D1	1	2.2	59	+47		R
g20223/B	T3001D0	1	2.1	2.0	+0 +21		_
g20223/ZN g20997/CI	IAO21D2	Τ.	2.1	28	+21		r
g20997/S	FICOND2	4	4.7	42	+96		R
g20121/B1					+0		
g20121/ZN	MAOI22D1	2	2.4	73	+78		R
g20083/B1 g20083/ZN	MOAI22D1	2	4 5	110	+0 +82		ъ
g20059/A	MORIZZDI	3	4.5	110	+0		11
g20059/ZN	MAOI222D1	1	1.2	84	+72		F
sa_tree_add_25_28/out haring_mux59/in_0[13]							
g691/A1		_		0	+0		_
g691/Z	A021D1	2	2.1	29	+73	872	F
haring_mux59/z[13] inal adder add 25 28	Y final adde	r add 2	2 22/1	3 [1 3]			
g1837/A2				1	+0	872	
g1837/ZN	NR2XD0	1	1.1	38			R
	DFQD1			_	+0		_
retime_s3_13_reg/D				0	+33	940	R
retime_s3_13_reg/D retime_s3_13_reg/CP							

With retime enabled, we see don't see much change other than the types and number of gates used. The slack time is same as the pipelined without retime enabled.

Power Comparison:

We will compare the power consumption of the non-piplined vs the pipelined logic.



Non-pipelined:

Instance	Cells	Power(nW)	Power(nW)	Power(nW)
ALT_MULTADD	1399	36145.955	2006105.916	2042251.871
csa_tree_add_20_28	362	9827.651	396998.770	406826.422
csa_tree_add_23_38_groupi	385	9390.185	661773.301	671163.486
csa tree mul 23 48 groupi	327	7201.283	460632.382	467833.666
mul 23 43	222	5362.549	196315.693	201678.242
final adder add 20 28	34	1510.783	76452.623	77963.406

Pipelined:

		Leakage	Dynamic	Total
Instance	Cells	Power(nW)	Power(nW)	Power(nW)
ALT_MULTADD_pipe	2550	56930.755	4937303.673	4994234.428
RC CG HIER INSTO	1	41.184	36125.103	36166.288
sharing mux60	1	11.875	567.993	579.868

Pipelined Retime:

Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)
ALT MULTADD pipe	1370	31988.559	3570951.409	3602939.968
csa_tree_add_25_28	605	13603.837	1339405.062	1353008.898
mul 19 1 $\overline{4}$	262	5674.255	447626.928	453301.183
mul_20_14	249	5647.303	420800.942	426448.246
final_addeder_add_22_22	130	2550.018	384372.458	386922.476
sharing_mux	25	456.713	47143.090	47599.803
sharing_mux59	25	362.531	36462.034	36824.565
RC CG HIER INSTO	1	41.184	27935.244	27976.429
sharing_mux60	1	11.899	320.077	331.976

As you can see, the pipelined design's power is much higher than the non-pipelined version. The pipelined version is more than double the power consumption.

Gate Report Comparison:

	<u>.</u>	<u> </u>	
Non-pipelin	ied:		
Gate	Instances	Area	Library
_			
AN2XD1	24	51.840	tcbn65gpluswc
A021D1	4	10.080	tcbn65gpluswc
A0221D0	2	7.200	tcbn65gpluswc
A022D0	25	72.000	tcbn65gpluswc
AOI211XD0	1	2.520	tcbn65gpluswc
AOI21D1	12	25.920	tcbn65gpluswc
AOI22D1	54	136.080	tcbn65gpluswc
CKND0	2	2.160	tcbn65gpluswc
CKND1	37	39.960	tcbn65gpluswc
CKND2D1	53	76.320	tcbn65gpluswc
CKXOR2D1	4	14.400	tcbn65gpluswc
CMPE42D1	1	16.560	tcbn65gpluswc
DFQD1	50	342.000	tcbn65gpluswc
FCICIND1	3	14.040	tcbn65gpluswc
FICIND1	3	31.320	tcbn65gpluswc
HA1D0	11	63.360	tcbn65gpluswc
IAO21D1	2 21	5.040	tcbn65gpluswc
IND2D1 INR2D1	7	45.360 15.120	tcbn65gpluswc tcbn65gpluswc
INR2XD0	21	45.360	tcbn65gpluswc
INVD1	50	54.000	tcbn65gpluswc
MAOI222D0	10	28.800	tcbn65gpluswc
MAOI222D1	198 91	570.240 262.080	tcbn65gpluswc
MAOI22D1 MOAI22D1	141	406.080	tcbn65gpluswc
MUX2D0	141	3.240	tcbn65gpluswc
MUX2D0 MUX2ND0	3	8.640	tcbn65gpluswc tcbn65gpluswc
ND2D1	187	269.280	
NR2D1	25	36.000	tcbn65gpluswc tcbn65gpluswc
NR2XD0	45	64.800	tcbn65gpluswc
OA21D1	11	27.720	tcbn65gpluswc
OA21D1 OA221D0	1	3.600	tcbn65gpluswc
OA22D0	20	57.600	tcbn65gpluswc
OAI211D1	1	2.520	tcbn65gpluswc
OAI21D1	14	30.240	tcbn65gpluswc
OAI221D0	4	11.520	tcbn65gpluswc
OAI22D1	42	105.840	tcbn65gpluswc
OR2D1	1	2.160	tcbn65gpluswc
OR2XD1	1	2.160	tcbn65gpluswc
XNR2D1	14	50.400	tcbn65gpluswc
XNR3D1	120	734.400	tcbn65gpluswc
XNR4D1	1	9.000	tcbn65qpluswc
XOR2D1	3	10.800	tcbn65gpluswc
XOR3D1	78	477.360	tcbn65gpluswc
_			
total	1399	4245.120	
Type	Instances	Area i	Area %
sequential	50		8.1
inverter	89		2.3
logic		3807.000	89.7
	1200	4045 100	100.0
total	1399	4245.120	100.0

Pipelined:					
Gate	Instances	Area	Lik	orary	
					_
AN2D2	2	5.040		55gpluswc	
AN2D4	4	17.280		55gpluswc	
AN2XD1	49	105.840		55gpluswc	
AN3XD1	1	2.520		55gpluswc	
A021D1	14	35.280		55gpluswc	
A022D0	1	2.880		55gpluswc	
AO22D1 AO22D2	2	19.440 7.920		55gpluswc 55gpluswc	
A0121D1	17	36.720		55gpluswc	
AOI21D1	8	25.920		55gpluswc	
A0121D2	1	2.520		55gpluswc	
AOI22D1	9	22.680		55gpluswc	
AOI22D2	10	43.200		55gpluswc	
AOI31D2	1	4.320		55gpluswc	
 MAGTAGAD1	2.0	110 200	± = la = (°	
MAOI222D1	39	112.320		55gpluswc	
MAOI22D1	12	34.560		55gpluswc	
MOAI22D0 MOAI22D1	5 93	14.400		55gpluswc	
MUX2ND0	93	267.840 11.520		55gpluswc 55gpluswc	
MUXZNDU ND2D0	20	28.800		55gpluswc	
ND2DU ND2D1	371	534.240		55gpluswc	
ND2D1 ND2D2	219	551.880		55gpluswc	
ND2D2 ND2D3	219	29.160		55gpluswc	
ND2D3	8	34.560		55gpluswc	
ND3D1	24	51.840		55gpluswc	
ND3D1 ND3D2	16	51.840		55gpluswc	
ND4D1	1	2.520		55gpluswc	
NR2D0	4	5.760		55qpluswc	
NR2D1	39	56.160		55gpluswc	
NR2D2	18	45.360		55gpluswc	
NR2D3	4	12.960		55gpluswc	
NR2D4	1	4.320		55gpluswc	
NR2XD0	67	96.480	tcbn6	55gpluswc	
NR2XD1	69	173.880	tcbn6	55gpluswc	
NR2XD2	35	151.200	tcbn6	55gpluswc	
NR2XD3	2	12.240	tcbn6	55gpluswc	
NR2XD4	2	15.840	tcbn6	55gpluswc	
NR3D1	2	6.480	tcbn6	55gpluswc	
OA21D1	14	35.280	tcbn6	55gpluswc	
OA21D2	1	2.880		55gpluswc	
OAI21D1	44	95.040		55gpluswc	
OAI21D2	11	35.640		55gpluswc	
OAI21D4	3	19.440		55gpluswc	
OAI221D1	2	6.480		55gpluswc	
OAI22D1	14	35.280		55gpluswc	
OAI22D2	4	17.280		55gpluswc	
OAI31D1	2	5.040		55gpluswc	
OR2D0	1	2.160		55gpluswc	
OR2D1	16	34.560		55gpluswc	
OR2XD1	5	10.800		55gpluswc	
XNR2D1	10	36.000		55gpluswc	
XNR3D1	6	36.720		55gpluswc	
XOR2D1 XOR3D1	7 9	25.200 55.080		55gpluswc 55gpluswc	
					-
total	2550	5812.560			
	Type	Tn	stances	Area	Area
	-150				
			82	621.360	10.
sequential					
inverter			506	657.720	
inverter buffer			31	657.720 59.040	1.
inverter buffer clock_gatin	g_integrat	ed_cell	31 1	657.720 59.040 6.480	1. 0.
inverter buffer	g_integrat	ed_cell	31 1	657.720 59.040	11. 1. 0. 76.

Instances	Area	Lik	orary	
				-
4 7	118.440	tcbn(oogpiuswc	
1	2.880	tcbn	55gpluswc	
7	10.080			
169	243.360			
6	15.120			
2				
1				
10	14.400			
39				
1				
55	79.200			
4	10.080			
28	171.360		55gpluswc	
۷٥			JOSPINSKC	
		+ ah~ 4	55anl 11ar.	
1	6.840		55gpluswc 55gpluswc	
1	6.840		55gpluswc 55gpluswc	_
	7 169 6 2 1 10 39 1 55	5 12.600 27 77.760 29 93.960 1 3.960 1 2.160 25 54.000 2 6.480 4 11.520 47 118.440 1 2.880 7 10.080 169 243.360 6 15.120 2 6.480 1 4.320 10 14.400 39 56.160 1 3.240 55 79.200 4 10.080 2 8.640 2 12.240 1 7.920 1 2.160 9 22.680 3 8.640 1 3.240 1 2.520 6 12.960 22 47.520 3 8.640 46 115.920 3 12.960 1 2.520 3 6.480 5 10.800 2 15.840 17 61.200 23 140.760 1 10.440 1 9.000	5 12.600 tcbne 27 77.760 tcbne 29 93.960 tcbne 1 3.960 tcbne 1 2.160 tcbne 25 54.000 tcbne 2 6.480 tcbne 4 11.520 tcbne 4 11.520 tcbne 47 118.440 tcbne 1 2.880 tcbne 1 3.960 tcbne 1 3.240 tcbne 1 4.320 tcbne 1 4.320 tcbne 1 4.320 tcbne 2 6.480 tcbne 2 6.480 tcbne 2 6.480 tcbne 1 7 10.080 tcbne 2 6.480 tcbne 2 6.480 tcbne 1 7 9.20 tcbne 1 3.240 tcbne 2 8.640 tcbne 2 12.240 tcbne 1 7.920 tcbne 1 7.920 tcbne 1 2.160 tcbne 2 12.240 tcbne 1 2.160 tcbne 2 12.240 tcbne 1 2.160 tcbne 2 12.240 tcbne 1 2.520 tcbne 3 8.640 tcbne 2 12.520 tcbne 3 8.640 tcbne 2 47.520 tcbne 3 8.640 tcbne 2 12.960 tcbne 2 47.520 tcbne 3 8.640 tcbne 2 12.960 tcbne 2 12.960 tcbne 2 47.520 tcbne 3 8.640 tcbne 2 12.960 tcbne 2 47.520 tcbne 3 8.640 tcbne 2 15.840 tcbne 2 10.440 tcbne	5 12.600 tcbn65gpluswc 27 77.760 tcbn65gpluswc 29 93.960 tcbn65gpluswc 1 3.960 tcbn65gpluswc 2 5 54.000 tcbn65gpluswc 2 6.480 tcbn65gpluswc 4 11.520 tcbn65gpluswc 6 15.120 tcbn65gpluswc 1 4.320 tcbn65gpluswc 1 4.320 tcbn65gpluswc 2 6.480 tcbn65gpluswc 2 6.480 tcbn65gpluswc 3 55 79.200 tcbn65gpluswc 1 3.240 tcbn65gpluswc 2 8.640 tcbn65gpluswc 2 10.080 tcbn65gpluswc 3 55 79.200 tcbn65gpluswc 4 10.080 tcbn65gpluswc 2 12.240 tcbn65gpluswc 2 12.240 tcbn65gpluswc 3 8.640 tcbn65gpluswc 1 7.920 tcbn65gpluswc 1 2.160 tcbn65gpluswc 1 2.160 tcbn65gpluswc 2 12.240 tcbn65gpluswc 1 2.160 tcbn65gpluswc 1 2.520 tcbn65gpluswc 1 3.240 tcbn65gpluswc 1 2.520 tcbn65gpluswc 1 2.520 tcbn65gpluswc 2 47.520 tcbn65gpluswc 2 47.520 tcbn65gpluswc 3 8.640 tcbn65gpluswc 4 115.920 tcbn65gpluswc 4 12.960 tcbn65gpluswc 5 10.800 tcbn65gpluswc 1 2.520 tcbn65gpluswc

Conclusion:

The overall result of pipelining is an increase of the maximum stable clock frequency of the circuit but an increase in the area required due to the extra registers. So if area was not a concern, pipelining would be a good option to increase the clock speed limits.