Lab 4

The goals of this lab:

- Synthesize a netlist fom Verilog Code
- Analyze the timing, power and area of the resulting circuit.

Synthesis of the Verilog Code:

First, we had to make modifications to our original code from lab so we will have D flip flops storing the input variables.

Here is the Verilog file from lab 1:

```
module lab1(iCLK, iRST_N, iSEL, iA0, iA1, iB0, iB1, oRESULT);
2
     input iCLK, iRST N, iSEL;
     input iAO, iA1, iBO, iB1;
3
     output oRESULT;
4
5
6
     wire iCLK, iRST N;
7
     wire [7:0] iAO, iA1, iBO, iB1;
8
     reg [16:0] oRESULT;
9
.0
   always @ (posedge iCLK) begin
.1
   if(iRST N)begin
.2
        if(iSEL) begin
.3
             oRESULT <= iA0 * iB0 + iA1 * iB1;
.4
         end
.5
         else begin
             oRESULT <= iA0 * iB0 + iA1 * iB1 + iA0 * iA1 * iB0 * iB1;
.6
.7
         end
.8
       end
9
   else begin
20
         oRESULT <= 0;
1
       end
22
    Lend
23
4
     endmodule
```


We In order to make this work, we had to modify a few things. We did this with the help of some classmates.

First, we changed the inputs A0 and 1 and B0 and 1 into registers. By doing this, we create d flip flops at the input. But since we did this, we now need intermediate wire variables to carry out the computation. So we add AB0, AB1, ABO1m(product) and ABO1p(sum). Then finally the result register is input by the multiplexed wires from the product or sum value.

The resulting code is as follows:

```
module lab1(iCLK, iRST N, iSEL, iA0, iA1, iB0, iB1, oRESULT);
input iCLK, iRST N, iSEL;
input [7:0] iA0, iA1, iB0, iB1;
output reg [16:0] oRESULT;
reg [7:0] A0, B0, A1, B1;
wire [16:0] re, ABO, AB1, ABO1m, ABO1p;
assign AB0= A0 * B0;
assign AB1= A1 * B1;
assign AB01m= AB0 * AB1;
assign AB01p= AB0 + AB1;
always @ (posedge iCLK or negedge iRST N)
        if (iRST N ==0)
        begin
        A0 <= 8'h0;
        A1 <= 8'h0;
        B0<=8'h0;
        B1<=8'h0;
        oRESULT<=17 ho;
        else if (iRST N ==1)
        begin
        A0<=iA0;
        A1<=iA1;
        B0<=iB0;
        B1<=iB1;
        oRESULT<=re;
        end
assign re=iSEL?(AB01p):(AB01p+AB01m);
endmodule
// Worked with two other classmates to get this lab done
```

Now that we have code that will synthesize properly, we synthesized the Verilog code and it looks like the image on the next page.




Timing Analysis:

When we ran the timing report we received the following results:

Timing


Report:




From this, we get a slack value of 0. This means the signal reaches the output at exactly the correct time no later or no earlier. That means this will not be a timing violation. This clock frequency should be the heist possible frequency without error.

P. 4

Detailed report with FA1D:




The slack time for this timing analysis is -724ps. This means this will not pass the design check for timing. The clock period is Slack does not improve when FA1D is used.




Area and Power consumption analysis:

The area analysis of the first synthesis: (without FA1D and at 1.6ns period)



Comparing these to the area and power report with FA1D below,



We can see that with FA1D there is a slightly smaller area and power consumption.

Conclusion:

In this lab we synthesized our circuit using a few different methods. One being pure synthesis and the other using FA1D standard cells. We discovered that the FA1D method will result in a slower circuit but will have a smaller area and consume less power. So there are trade-offs for both options.