
Cory Snooks Aaron Pederson EE 465 Lab 9 11/11/2015

Lab 9 Report


The task of this lab is to reduce the power consumption of the circuit. In order to do this, we will eliminate any unnecessary switching of registers or gates. There are many possible registers that may be clock gated, but we will only do this for the output registers for time purposes.

1 DFF-based output clock gating


As you can see, this design uses a latch and an AND gate to clock-gate the output registers.




It will produce an output like this..




But if glitches are present in the control logic signal, there will be major problems as shown below with multiple clock edges at the output:



So.. If we use a D-flip-flop instead, there will be no glitches at the output.




You can see that as long as the enable signal is high at the positive clock edge, the circuit will function properly.



2/3 Power-Efficient Design changes.

Before Change:

The schematic diagram for the circuit before our changes for power efficiency is below:



```
module ALT MULTADD re(iCLK, iRST N, iSEL, iSEL2, iA0, iA1, iB0, iB1, oR);
input iCLK, iRST N, iSEL, iSEL2, iA0, iA1, iB0, iB1;
output oR;
wire iCLK, iRST_N, iSEL, iSEL2;
wire [7:0] iA0, iA1, iB0, iB1;
reg SEL1, SEL2, sel tmp;
reg [7:0] A0, A1, B0, B1, A01, B01, AxB;
reg [16:0] oR;
always @ (posedge iCLK or negedge iRST N)begin
A0 <= iA0;
B0 <= iB0;
A1 <= iA1;
B1 <= iB1;
A01 <= A0;
B01 <= B0;
SEL1 <= iSEL;
SEL2 <= SEL1;
sel tmp <= iSEL2;</pre>
  if(iRST N)begin
    if(~sel tmp)begin
      AxB <= A01 * B01;
    end
    else begin
      AxB <= A1 * B1;
```

endmodule


With this version of my code, there is no control logic, so the iSEL_TMP signal serves as the indicator that a new input is present and must be a one clock cycle pulse. I intend to create control logic to create this signal automatically depending on the input signal edges.

After Change:

I decided to re-write the Verilog code to make it easier for the compiler to know to exactly construct the circuit.

I decided to re-introduce the internal control logic that would be triggered by edges on any of the input signals iA0,iA1,iB0,iB1 and iSEL. This would make the control logic for the enable signal for the clock gate much easier.

I also added the optional d-flip flop after the first multiplier to fully pipeline the circuit.



As you can see, I changed the clock frequency to 5MHz by setting the timescale to 100ns which is half the clock cycle. 1s/200ns = 5MHz.

```
`timescale 100ns/1ns
module ALT MULTADD 9(iCLK, iRST N, iSEL, iA0, iA1, iB0, iB1, oRESULT);
input iCLK, iRST N, iSEL, iA0, iA1, iB0, iB1;
output oRESULT;
wire iCLK, iRST N, iSEL;
wire [7:0] iA0, iA1, iB0, iB1;
reg SEL1, SEL2, SEL3, EN, EN 1, EN 2, EN 3;
reg [7:0] A0, A1, B0, B1, A01, B01, A, B;
reg [16:0] OR, AB, ORESULT, AB1 FF, AB0 FF;
reg go, no, no FF, go FF;
always @ (posedge iCLK)begin
if(~iRST N)begin
  A0 \leq 0;
  B0 <= 0;
  A1 <= 0;
  B1 <= 0;
  A01 <= 0;
  B01 <= 0;
```

```
SEL1 <= 0;
  SEL2 <= 0;
  SEL3 <= 0;
 EN = 0;
 EN 1 <= 0;
 EN^{-}2 <= 0;
 EN_3 <= 0;
 AB = 0;
 AB1 FF <= 0;
 AB0 FF <= 0;
 go FF <= 0;
 no FF <= 0;
 go = 0;
 no = 0;
 oR = 0;
 oresult <= 0;
end
else begin
 //Input registers
 A0 <= iA0;
 B0 <= iB0;
 A1 <= iA1;
 B1 <= iB1;
 A01 <= A0;
 B01 <= B0;
  //Multiplied signal registers
 AB1 FF <= AB;
  ABO FF <= AB1 FF;
  //Select signal registers
  SEL1 <= iSEL;
  SEL2 <= SEL1;
 SEL3 <= SEL2;
  //enable(multiplexer select) signal registers
 EN 1 \leftarrow EN;
  EN 2 <= EN 1;
  EN_3 <= EN_2;
  //control logic stuff
  go FF <= go;
 no FF <= no;
  if(EN 3) begin
    oRESULT <= oR; //clock gate
 end
  //output register
end
end
//Select Control Logic
always@ (go FF or EN 1 or no FF) begin //
```

```
if(go FF ^ no FF) begin
                           //whenever no FF and go FF are different, that means
there is a new input.
   EN = 1;
   no = \simno FF;
  end
  if(EN 1)begin
   EN = 0;
  end
end
// part of control logic
always @ (iAO or iBO or iA1 or iB1 or iSEL) begin
    go = \sim go FF;
end
//first stage of logic (multiplier)
always@ (EN 2 or A01 or B01 or A1 or B1) begin //
    if (EN 2) begin // this is the "multiplexer" for the multiplier
      A = A01;
      B = B01;
    end
    else begin
      A = A1;
      B = B1;
    end
    AB = A * B;
end
// final stage of logic
always@ (A01 or B01 or A1 or B1 or AB1 FF or AB0 FF) begin //
      if(SEL3) begin // this is the "multiplexer" 1 input of interest.
        oR = AB0 FF + AB1 FF;
      end
    else begin // this is the "multiplexer" 0 input of interest.
        oR = AB0 FF + AB1 FF + AB0 FF * AB1 FF;
      end
    end
endmodule
```

We implemented the control logic with an always block triggered by changes in the inputs. We made 3 one bit registers go, no and count. When go and no are different, which will happen when the input changes because of the always block that inverts go, count will be set to 1 as well as no being inverted as well.

4 Verify

#4

We made this test bench which would test the throughput of the circuit and many different inputs: After the initial input, we delayed the next input by #4 which means 2 clock cycles. We were able to get correct outputs with this so this means the expected maximum throughput is verified.

```
`timescale 100ns/1ns
module ALT MULTADD TB ();
  reg iCLK t, iRST N t, iSEL t;
  reg [7:0] iA0 t, iA1 t, iB0 t, iB1 t;
  wire [16:0] ORESULT t;
  ALT_MULTADD_9 X(iCLK_t, iRST_N_t, iSEL_t, iA0_t, iA1_t, iB0_t, iB1_t, oRESULT_t);
  initial $display ("Test control");
    initial $display ("%10s %10s %10s %10s %10s %10s %10s %10s",
      "iCLK t", "iRST N t", "iSEL t", "iAO t", "iA1 t",
      "iB0 t", "iB1 t", "oRESULT t");
   initial $monitor ("%10b %10b %10b %10d %10d %10d %10d %10d",
      iCLK t, iRST N t, iSEL t, iA0 t, iA1 t, iB0 t, iB1 t, oRESULT t);
  initial begin
    iCLK t = 0;
    iRST N t = 0;
    iSEL t = 0;
    iA0 t = 0;
    iA1 t = 0;
    iB0 t = 0;
    iB1 t = 0;
    iRST_N_t = 1;
    #1
    iA0 t = 3;
    iA1 t = 2;
    iB0 t = 3;
    iB1 t = 2;
    #4
    iSEL t = 1;
    iA0 t = 1;
    iA1 t = 1;
    iB0_t = 1;
    iB1 t = 1;
    #4
    iA0 t = 2;
    iA1 t = 2;
    iB0 t = 2;
    iB1 t = 2;
```

```
iSEL_t = 0;
iA0_t = 2;

iA1_t = 2;
iB0 t = 2;
iB1 t = 6;
#4
iA0_t = 1;
iA1_t = 1;
iB0 t = 1;
iB1 t = 1;
#4
iSEL t = 1;
iA0_{t} = 2;
iA1_t = 2;
iB0 t = 3;
iB1_t = 3;
iSEL t = 0;
iA0_{t} = 1;
iA1_t = 1;
iB0 t = 1;
iB1_t = 1;
iA0_t = 26;
iA1^{-}t = 1;
iB0 t = 15;
iB1 t = 19;
#4
iSEL_t = 1;
iA0_{t} = 26;
iA1_t = 1;
iB0_t = 15;
iB1_t = 19;
#4
iSEL_t = 1;
iA0_t = 1;
iA1_t = 2;
iB0_t = 3;
iB1 t = 4;
iSEL t = 0;
iA0_t = 1;
iA1 t = 2;
iB0 t = 3;
iB1_t = 4;
#4
iSEL_t = 1;
iA0_{t} = 4;
iA1 t = 3;
```

```
iB0_t = 2;
iB1_t = 1;

#4
iSEL_t = 0;
iA0_t = 4;
iA1_t = 3;
iB0_t = 2;
iB1_t = 1;

#20
$stop;


end


always #1 iCLK_t = ~iCLK_t;
endmodule

# Test control
# iCLK_t iRST_N_t iSEL_t iA0_t
0 0 0 0
# 1 0 0 0 0
# 0 0 0 0
# 1 0 0 0 0
# 0 0 0 0
```

#	Test control							
#	iCLK_t	iRST_N_t	iSEL_t	iA0_t	iA1_t	iB0_t	iB1_t	oRESULT_t
#	0	0	0	0	0	0	0	x
#	1	0	0	0	0	0	0	0
#	0 1	0	0	0	0	0	0	0
#	0	0	0	0	0	0	0	0
#	1	Ö	ő	Ö	Ö	ő	ő	Ö
#	0	0	0	0	0	0	0	0
#	1	1	0	0	0	0	0	0
#	0	1	0	3	2	3	2	0
#	1	1	0	3	2	3	2	0
#	0	1	0	3	2	3	2	0
#	1 0	1 1	0 1	3 1	2 1	3 1	2 1	0
#	1	1	1	1	1	1	1	0
#	0	1	1	1	1	1	1	0
#	1	1	1	1	1	1	1	0
#	0	1	1	2	2	2	2	0
#	1	1	1	2	2	2	2	49
#	0	1	1	2	2	2	2	49
#	1	1	1	2	2	2	2	49
#	0	1	0	2	2	2	6	49
#	1 0	1 1	0	2 2	2 2	2 2	6 6	2 2
#	1	1	0	2	2	2	6	2
#	0	1	ő	1	1	1	1	2
#	1	1	0	1	1	1	1	8
#	0	1	0	1	1	1	1	8
#	1	1	0	1	1	1	1	8
#	0	1	1	2	2	3	3	8
#	1	1	1	2	2	3	3	64
#	0 1	1 1	1 1	2 2	2 2	3	3	64 64
#	0	1	0	1	1	1	1	64
#	1	1	ő	1	1	1	1	3
#	0	1	0	1	1	1	1	3
#	1	1	0	1	1	1	1	3
#	0	1	0	26	1	15	19	3
#	1	1	0	26	1	15	19	12
#	0	1	0	26	1	15	19	12
#	1 0	1 1	0 1	26 26	1 1	15 15	19 19	12 12
#	1	1	1	26	1	15	19	3
#	0	1	1	26	1	15	19	3
#	1	1	1	26	1	15	19	3
#	0	1	1	1	2	3	4	3
#	1	1	1	1	2	3	4	7819
#	0	1	1	1	2	3	4	7819
#	1	1	1	1	2	3	4	7819
#	0 1	1 1	0	1 1	2 2	3	4	7819 409
#	0	1	0	1	2	3	4	409
#	1	1	Ö	1	2	3	4	409
#	0	1	1	4	3	2	1	409
#	1	1	1	4	3	2	1	11
#	0	1	1	4	3	2	1	11
#	1	1	1	4	3	2	1	11
#	0	1	0	4	3	2	1	11
#	1	1	0	4	3	2	1	35
#	0	1	0	4	3	2	1	35
#	1 0	1 1	0	4	3	2 2	1 1	35 35
#	U	1	U	4	3	2	1	35

#	1	1	0	4	3	2	1	11
#	0	1	0	4	3	2	1	11
#	1	1	0	4	3	2	1	11
#	0	1	0	4	3	2	1	11
#	1	1	0	4	3	2	1	35
#	0	1	0	4	3	2	1	35
#	1	1	0	4	3	2	1	35
#	0	1	0	4	3	2	1	35
#	1	1	0	4	3	2	1	35
#	0	1	0	4	3	2	1	35
#	1	1	0	4	3	2	1	35
#	0	1	0	4	3	2	1	35
#	1	1	0	4	3	2	1	35
#	0	1	0	4	3	2	1	35






5 Synthesis:

In order to synthesize the Verilog code, I used this script.

```
## This sets the name of the directory in which area/timing/power reports
## and synthesized (mapped) netlists are stored.
set OUTPUT DIR ./run dir
if { ![file exists ${OUTPUT DIR}] } { sh mkdir ${OUTPUT DIR} }
#### Step 1 ####
## This tells the compiler where to look for the libraries
set attribute lib search path ../libdir
## This defines the libraries to use
set attribute library {tcbn65qpluswc.lib}
##set attribute library {tcbn65gplustc.lib}
##set attribute library {tcbn90ghpbc ccs.lib}
##set_attribute lp insert clock gating true
#set attribute lp insert operand isolation true
#rm /designs/*
#### Step 2 ####
##This must point to your VHDL/verilog file
load -v2001 ../../ALT_MULTADD_redid.v
set attribute lp insert clock gating false
#### Step 3 ####
## This builds the general block
elaborate
dc::set time unit -nanoseconds
dc::set load unit -picofarads
define clock -period 200 -name clk [dc::get ports {iCLK}] -rise 5 -fall 5
set_attribute lp_power unit {nW}
set attribute max leakage power 100000 /designs/ALT MULTADD 9
set attribute power optimization effort high
synthesize -to mapped -effort high
report area > ${OUTPUT DIR}/area.rpt
report gates > ${OUTPUT DIR}/gates.rpt
report timing > ${OUTPUT DIR}/timing.rpt
report timing -lint > ${OUTPUT DIR}/lint.rpt
report summary > ${OUTPUT DIR}/summary.rpt
report power > ${OUTPUT DIR}/power.rpt
write -mapped > ${OUTPUT DIR}/jpeg mapped.v
write script > ${OUTPUT DIR}/jpeg mapped.g
```





Power, Area and Timing reports:

Power:

Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)
ALT MULTADD 9	788	25576.140	3670617.854	3696193.994
csa tree a116 30 groupi	392	10639.582	0.000	10639.582
mul_106_12	135	5552.124	0.000	5552.124
final_adder_add_113_21	18	1633.508	0.000	1633.508

Area:

Instance	Cells	Cell Area	Net Area	Wireload	
ALT_MULTADD_9	788	3167	0	ZeroWireload (S)	ı
csa_tree_add_116_30_groupi	392	1377	0	ZeroWireload (S)	ı
mul_106_12	135	590	0	ZeroWireload (S)	ı
final adder add 113 21	18	144	0	ZeroWireload (S)	ı

Timing:

Pin	Туре	Fanout		Slew (ps)	_	Arrival (ps)	
(clock clk)	launch					10	R
EN_3_reg/CP				0		10	R
EN_3_reg/Q	DFKCNQD4	2	13.6	31	+123	133	F
g1946/A1					+0	133	
g1946/ZN	NR2XD8	17	19.4	35	+29	162	R
g1669/A2					+0	162	
g1669/ZN	CKND2D1	1	1.2	25	+28	190	F
g1668/A1					+0	190	
g1668/ZN	ND2D1	1	1.1	21	+20	210	R
oRESULT_reg[9]/D	DFQD1				+0	210	
oRESULT_reg[9]/CP	setup			0	+30	240	R
(clock clk)	capture					210	R

Timing slack: -30ps (TIMING VIOLATION)

Start-point : EN_3_reg/CP
End-point : oRESULT_reg[9]/D

Clock gating report:

With the command "report clock_gating -summary" I got the following report:


Summary


Category	Number	용
RC Clock Gating Instances Non-RC Clock Gating Instances	0	 - -
RC Gated Flip-flops Non-RC Gated Flip-flops Ungated Flip-flops Total Flip-flops	0 0 105 105	0 0 100 100

Obviously because I didn't enable clock gating there were no clocks gated.

Synthesis with clock gating enabled:

```
## This sets the name of the directory in which area/timing/power reports
## and synthesized (mapped) netlists are stored.
set OUTPUT DIR ./run dir
if { ![file exists ${OUTPUT DIR}] } { sh mkdir ${OUTPUT DIR} }
#### Step 1 ####
## This tells the compiler where to look for the libraries
set attribute lib search path ../libdir
## This defines the libraries to use
set attribute library {tcbn65gpluswc.lib}
##set attribute library {tcbn65gplustc.lib}
##set attribute library {tcbn90ghpbc ccs.lib}
##set attribute lp insert clock gating true
#set attribute lp insert operand isolation true
#rm /designs/*
#### Step 2 ####
##This must point to your VHDL/verilog file
load -v2001 ../../ALT MULTADD redid.v
set attribute lp insert clock gating true
#### Step 3 ####
## This builds the general block
elaborate
dc::set time unit -nanoseconds
dc::set load unit -picofarads
define_clock -period 200 -name clk [dc::get_ports {iCLK}] -rise 5 -fall 5
set attribute lp power unit {nW}
set attribute max leakage power 100000 /designs/ALT MULTADD 9
set attribute power optimization effort high
synthesize -to mapped -effort high
report area > ${OUTPUT DIR}/area.rpt
report gates > ${OUTPUT DIR}/gates.rpt
report timing > ${OUTPUT DIR}/timing.rpt
report timing -lint > ${OUTPUT DIR}/lint.rpt
report summary > ${OUTPUT DIR}/summary.rpt
report power > ${OUTPUT DIR}/power.rpt
write -mapped > ${OUTPUT DIR}/jpeg mapped.v
write script > ${OUTPUT DIR}/jpeg mapped.g
write sdc > ${OUTPUT DIR}/jpeg mapped.sdc
```





Power, Area and Timing reports:

Power:

		Leakage	Dynamic	Total
Instance	Cells	Power(nW)	Power(nW)	Power(nW)
ALT_MULTADD_9	714	24911.327	3187026.832	3211938.160
csa_tree_a116_30_groupi	379	10296.895	0.000	10296.895
mul_106_12	135	5552.124	0.000	5552.124
final_adder_add_113_21	18	1633.508	0.000	1633.508
RC CG HIER INSTO	1	41.593	23555.208	23596.801

Dynamic and total power consumption decreased as expected due to the clock gating being enabled.

Area:

Instance	Cells	Cell Area	Net Area	Wireload
ALT MULTADD 9	714	3080	0	ZeroWireload (S)
csa tree add 116 30 groupi	379	1356	0	ZeroWireload (S)
mul_106_12	135	590	0	ZeroWireload (S)
final adder add 113 21	18	144	0	ZeroWireload (S)
RC CG HIER INSTO	1	6	0	ZeroWireload (S)

Area decreased due to replacement of AOI gates with the clock gate.

Timing:

Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
(clock clk)	launch					10	 R
EN 3 reg/CP				0		10	R
EN 3 reg/QN	DFKCND4	1	1.9	16	+154	164	R
g1263/A1					+0	164	
g1263/ZN	CKND2D2	1	1.0	14	+15	178	F
RC_CG_HIER_INSTO/en	able						
RC_CGIC_INST/E	CKLNQD1				+0	178	
RC_CGIC_INST/CP	setup			0	+47	226	R
							-
(clock clk)	capture					210	R

Cost Group : 'cg enable group clk' (path group 'cg enable group clk')

Timing slack: -16ps (TIMING VIOLATION)

Start-point : EN 3 reg/CP

End-point : RC CG HIER INSTO/RC CGIC INST/E

Timing slack improved slightly.

Clock gating report:

With the command "report clock_gating -summary" I got the following report: Summary

Category	Number	%
RC Clock Gating Instances Non-RC Clock Gating Instances	<mark>1</mark> 0	
RC Gated Flip-flops Non-RC Gated Flip-flops Ungated Flip-flops Total Flip-flops	17 0 88 105	16 0 84 100

Conclusion

As we have mentioned before, the coding style dramatically effects the synthesized circuit. We can see this clearly now that we have changed the code to be more modular and to not set registers in multiple always blocks. There are improvements in all specifications of the circuit. As for the changes caused by the clock gating, it is hard to tell if it alone improved specifications because it may be only due to the changed coding style. I had a hard time getting the clock gating to synthesize correctly but finally found that I needed to put the if statement in the always block for the registers which I was clock gating.