

# *Embedded Systems and Software*

## **Serial Interconnect Buses—I<sup>2</sup>C and SPI**



## *Purpose of Serial Interconnect Buses*


- **Provide low-cost—i.e., low wire/pin count—connection between IC devices**
- **There are many serial bus “standards”**
  - I<sup>2</sup>C (Inter-Integrated Circuit)
  - SMB (System Management Bus)
  - SPI (Serial Peripheral Interface)
  - Microwire
  - Maxim 3-wire
  - Maxim/Dallas 1-wire
  - CAN (controller area network)
  - etc.
- **We will focus on I<sup>2</sup>C and SPI**

## Overview

### Generic Serial Interconnect Bus

Devices on bus. Can be one or multiple micros + one or more peripherals

Pullup resistors ensure idle state of bus is HIGH. Devices pull line low when signaling. Wired-OR arrangement



## Commonly Encountered Terminology

| Term            | Description  |
|-----------------|--|
| Transmitter     | The device which sends the data to the bus.  |
| Receiver        | The device which receives the data from the bus.   |
| Master          | The device which <u>initiates a transfer</u> , <u>generates clock signals</u> and <u>terminates a transfer</u> . |
| Slave           | The device addressed by a master.  |
| Multi-Master    | More than one master can attempt to control the bus.   |
| Arbitration     | Only one master can control the bus.   |
| Synchronization | Procedure to sync. the clock signal.   |


## I<sup>2</sup>C (Inter-IC)

- **I<sup>2</sup>C, “Eye-Square-See”, I2C, “Eye-Two-See”**
  - Two-wire serial bus protocol developed by Philips Semiconductors ~ 20 years ago
  - Enables peripheral ICs to communicate using simple communication hardware
  - Data transfer rates up to 100 kbits/s and 7-bit addressing possible in normal mode
  - 3.4 Mbits/s and 10-bit addressing in fast-mode
  - Common devices capable of interfacing to I<sup>2</sup>C bus:  
EPROM, Flash, and some RAM memory, real-time clocks, watchdog timers, and microcontrollers
- **Many microcontrollers, including ATmega88PA, have Two-Wire Interface (TWI) hardware**
- **AVR’s TWI can be used to implement I2C, SMB, etc.**

## I2C Devices



BlinkM® is a “Smart LED”, a networkable and programmable full-color RGB LED for hobbyists, industrial designers, and experimenters.




MCP4725 is an I2C controlled Digital-to-Analog converter (DAC).

A DAC allows a microcontroller to output analog values like a sine wave. Digital to analog converters are used sound generation, musical instruments, filtering, etc.

## I2C Devices




Honeywell HMC6352 Compass Module



Breakout board for the Analog Devices 7746 capacitance sensor.

## I2C Devices



The TCM8240MD is a high quality, very small 1.3 mega-pixel color camera from Toshiba with the standard data + I2C interface.

This camera is also unique in that it offers on-board JPEG compression.



Breakout board using the AR1010 IC from Airoha. This FM receiver uses a simple command set over an I2C or SPI interface.


## I2C

The I2C-bus is a multi-master bus. This means that more than one device capable of controlling the bus can be connected to it.


Masters are usually microcontrollers, slaves are peripherals

Often there is one master (Atmega88PA) and one or more slaves (RTC, ADC, DAC, ...)


## I2C Structure



## I2C Structure




## TWI Hardware on ATmega88PA




## Example - I2C RTC

### PCF8583 Clock/calendar with 240x8-bit RAM



Note: the part has built-in capacitors for the oscillator, so we don't have to supply them externally

## PCF8583 Pin Functions




## Example - I2C RTC

### PCF8583 Clock/calendar with 240×8-bit RAM

| SYMBOL           | PARAMETER                           | CONDITION                                      | MIN. | TYP. | MAX. | UNIT |
|------------------|-------------------------------------|--|------|------|------|------|
| V <sub>DD</sub>  | supply voltage operating mode       | I <sup>2</sup> C-bus active                    | 2.5  | –    | 6.0  | V    |
|                  |                                     | I <sup>2</sup> C-bus inactive                  | 1.0  | –    | 6.0  | V    |
| I <sub>DD</sub>  | supply current operating mode       | f <sub>SCL</sub> = 100 kHz                     | –    | –    | 200  | μA   |
| I <sub>DDO</sub> | supply current clock mode           | f <sub>SCL</sub> = 0 Hz; V <sub>DD</sub> = 5 V | –    | 10   | 50   | μA   |
|                  |                                     | f <sub>SCL</sub> = 0 Hz; V <sub>DD</sub> = 1 V | –    | 2    | 10   | μA   |
| T <sub>amb</sub> | operating ambient temperature range |  | –40  | –    | +85  | °C   |
| T <sub>stg</sub> | storage temperature range           |  | –65  | –    | +150 | °C   |


Notice, this does not use much current, one reason is because the clock frequency is low: 32.768 kHz

## Example - I2C RTC






## I2C RTC Used in Lab 6







MRB001



## Example - I2C RTC



MRB001








## I2C Protocol

- The clock signal is always generated by the current bus master
- One exception: "clock stretching" by slave devices  
→ e.g., force the clock low at times to delay the master sending more data

- During normal operation, the value on SDA should not change when SCL is high
- Exception → start and stop condition




Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 25

## I2C Protocol

- Both data and clock lines remain HIGH when the bus is not busy.
- A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (**S**).



- A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (**P**).


Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 26

## Acknowledgement on the I2C Bus

### a) Master transmitter (the master addresses a slave and transmits data to it)

Each byte of eight bits is followed by an acknowledge bit (**ACK**). Upon transmission of the 8<sup>th</sup> bit, the master releases the SDA line, which goes HIGH, the master generates an **ACK** clock pulse, and the slave acknowledges by pulling the SDA line low.




### b) Master receiver (the master addresses a slave and receives data from it)

A **master receiver** must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.


## Acknowledgement on the I2C Bus

- A **master receiver** must signal an **end of data** to the transmitter by **not generating** an acknowledge on the last byte that has been clocked out of the slave (**NACK**).
- In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.



## Addressing on the I2C Bus


- Before any data is transmitted on the I2C-bus, the device which should respond is addressed first.
- The addressing is always carried out with the first byte transmitted after the start procedure.



This part of the address is determined by the manufacturer of the PCF8583, and is fixed.


## Addressing on the I2C Bus

- Before any data is transmitted on the I2C-bus, the device which should respond is addressed first.
- The addressing is always carried out with the first byte transmitted after the start procedure.




This part of the address is determined by the state of the IC's A0 pin

It can be "1" or "0", we choose "0"




## Addressing on the I2C Bus

- Before any data is transmitted on the I2C-bus, the device which should respond is addressed first.
- The addressing is always carried out with the first byte transmitted after the start procedure.




This bit determines if we are reading ( = 1) from or writing to ( = 0) to the devices

## I2C Structure








Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 33




Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 34


## Example - PCF8583

Master transmits to slave receiver (WRITE) mode.




## Example - PCF8583

Master reads after setting word address (write word address; READ data).



## Example - PCF8583


Master reads slave immediately after first byte (READ mode).



Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 37

## Example - PCF8583 - I2C Bus Timing




$f_{scl} = 100 \text{ kHz}$

SCL clock frequency

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 38


## PCF8583 - I2C Bus Timing



$t_{SU,STA} = 4.7 \mu s$  min

START setup time


## PCF8583 - I2C Bus Timing



$t_{BUF} = 4.7 \mu s$  min

Bus free time


## PCF8583 - I2C Bus Timing



$$t_{HD,STA} = 4 \mu s \text{ min}$$

START Hold Time


## PCF8583 - I2C Bus Timing



$$t_{LOW} = 4.7 \mu s \text{ min}$$

SCL LOW time


## PCF8583 - I2C Bus Timing



$t_{HIGH} = 4.7 \mu s \text{ min}$

SCL HIGH time

## PCF8583 - I2C Bus Timing




$t_r = 1.0 \mu s \text{ max}$

$t_f = 0.3 \mu s \text{ max}$

SDA and SCL rise and fall times


## PCF8583 - I2C Bus Timing



$$t_{SU,DAT} = 250 \text{ ns min}$$

Data setup time


## PCF8583 - I2C Bus Timing



$$t_{VD,DAT} = 3.4 \mu s$$

SCL LOW to data out valid


## PCF8583 - I2C Bus Timing



$$t_{SU,STO} = 3.4 \mu s$$

STOP setup time

## Actual Bus Signals



SDA (above) and SCL (below) with  $R_p = 10 \text{ k}\Omega$  and  $C_p = 300 \text{ pF}$ . The SCL clock runs at 100 kHz (nominal).

One can influence rise- and fall times with resistor values!



## I2C - Software

- **Good I2C libraries are available for the AVR architecture**
  - Simplifies implementation
  - Must understand I2C protocol/concepts and external device!

Example: [http://homepage.hispeed.ch/peterfleury/doxygen/avr-gcc-libraries/group\\_pfleury\\_ic2master.html](http://homepage.hispeed.ch/peterfleury/doxygen/avr-gcc-libraries/group_pfleury_ic2master.html)

```
#include <i2cmaster.h>
#define Dev24C02 0xA2 // device address of EEPROM 24C02, see datasheet
int main(void)
{
    unsigned char ret;
    i2c_init();           // initialize I2C library
    // write 0x75 to EEPROM address 5 (Byte Write)
    i2c_start_wait(Dev24C02+I2C_WRITE); // set device address and write mode
    i2c_write(0x05);      // write address = 5
    i2c_write(0x75);      // write value 0x75 to EEPROM
    i2c_stop();           // set stop condition = release bus
    // read previously written value back from EEPROM address 5
    i2c_start_wait(Dev24C02+I2C_WRITE); // set device address and write mode
    i2c_write(0x05);      // write address = 5
    i2c_rep_start(Dev24C02+I2C_READ);   // set device address and read mode
    ret = i2c_readNak();   // read one byte from EEPROM
    i2c_stop();
    for(;;);
}
```

## I2C (TWI)

... more information and configuration examples:

**See ATmega88PA  
datasheet**