
Lab 3 – Rotary Pulse Generator Controlled Duty Cycle

1. Introduction

The goal of Lab 3 was to construct a system for controlling the active duty cycle of a five volts square wave, using a rotary pulse generator as an input signal. The device can vary the duty cycle of a 3.96 kHz square wave in a range from 30% to 70% in duty cycle increments of <= 1%. The duty cycle adjustment is done using the rotary pulse generator. Once outside of the range of 30% or 70%, any further rotation in an "out of range direction" has no effect on the active cycle.

2. Schematic

Figure 1 shows the "Test Circuit" sourced from the RPG Encoders manual (Appendix B [1]) connected with it's B and A signal to PB1 and PB0 respectively. We choose to separately solder the "Test Circuit", and dedicate PB2 to our output, for analysis on an oscilloscope.



(Figure. 1, RPB "Test Circuit" connected by A, B signals to pins PB0 and PB1 on the Tiny45)

3. Discussion

Our program implements the provided subroutine ("delay") to issue a delay based on a 1/8 pre-scaled hardware timer for both the logical one and logical zero of our square wave. Our "main" loop continues to run endlessly and begins by calling "read rpg".

Team 23: Alex Powers and Ben Mitchinson ECE:3360

Post-Lab Report 3

Inside of "read_rpg", registers r28 and r29 are used temporarily to detect the current state of the rotary pulse generator pins (PB0 and PB1). This state is the stored in a register name "current_state", while the contents of "current_state" are transferred to the "previous state" register.

Afterwards, "which_direction" is called to determine directional rotation based on the contents of "current_state" and "previous_state". Based on the determined direction, either the "clockwise" or "counter_clockwise" subroutines will be called. Those subroutines will then update the "duty_reg" accordingly within the range of 30% and 70%, determined by the "upper_cycle_limit" and "lower_cycle_limit". Those limits were configured by repeatedly testing on the oscilloscope to configure the appropriate boundary points.

Equipped with the information of how long the active duty cycle should last, our "main" routine calls the provided "delay" function twice. First for the logical zero portion of the square wave, and then again for the logical one portion. Before each call, the "count" register is loaded with the appropriate value calculated from the previously stored "duty_reg".

This forms the intended control for the duty cycle in an endless loop, with its required features listed below.

Implemented Features:


Frequency within +/- 1% of the nominal 3.96 kHz	✓
Utilizes timer hardware	✓
Generates duty cycles over the entire range from 30% through 70% in no more than 1% increments	√
Easy to adjust the device to any duty cycle within the specified range of operation	✓
Doesn't use interrupts	✓
Don't use the on-board PWM module	✓
Utilizes subroutines to organize the program	✓
Utilizes the external 10 MHz quartz crystal to achieve more accurate timing	✓

4. Conclusion


In this lab, we grew more comfortable navigating the flow of assembly branching and jumps, as well as managing memory and configuring built in hardware. Interacting with a timer object with a pre-scaling configuration made our program consistent and easy to debug. In addition, utilizing the RPG signals and writing the assembly needed to properly compare them was interesting, and we look forward to using these strategies in future labs, as well as on our final project.

5. Appendix A: Source Code

A-1: main.asm



Team 23: Alex Powers and Ben Mitchinson ECE:3360 Post-Lab Report 3



```
Team 23: Alex Powers and Ben Mitchinson
ECE:3360
Post-Lab Report 3
// 0 - both on 0b00000000
// 1 - clockwise 0b00000001
// 2 - counter 0b00000010
// 3 - both off 0b00000011
// A is bit position 1
// B is bit position 0
// subroutines and program logic
// main method (infinite update loop)
main:
  nop
  nop
  rcall read_rpg
  nop
  rcall which_direction
  nop
  cbi PORTB, 2
  ldi count, 206
  sub count, duty_reg
  rcall delay
  sbi PORTB, 2
```

```
Team 23: Alex Powers and Ben Mitchinson
ECE:3360
Post-Lab Report 3
 mov count, duty_reg
 rcall delay
 rjmp main
// all subroutines here, grouped by functionality
// reading from rotary pulse generator
read_rpg:
 nop
 push r28
 push r29
 ldi r28, 0x01
 ldi r29, 0x02
 mov previous_state, current_state
 ldi current_state, 0x00
 sbis PINB, 0
 add current_state, r29; run if a is high
 sbis PINB, 1
 add current_state, r28; run if b is high
 pop r29
 pop r28
 ret
```

```
Team 23: Alex Powers and Ben Mitchinson ECE:3360
Post-Lab Report 3
```

```
// deciding directions and main subroutines for each direction
// figure out the direction the rpg is being turned
which_direction:
  nop
  cpi previous_state, BOTH_ON
  breq which_end
  // if current state low
  cpi current_state, BOTH_OFF
  breq current_low
  rjmp which_end
  current_low:
  cpi previous_state, A_ON
  breq counter_clockwise
  cpi previous_state, B_ON
  breq clockwise
  rjmp which_end
  which_end:
  ret
// clockwise
clockwise:
  add duty_reg, rate_reg
  cpi duty_reg, upper_cycle_limit
  brsh recover_upper
```

```
Team 23: Alex Powers and Ben Mitchinson
ECE:3360
Post-Lab Report 3
  rjmp end_cwise
  recover_upper:
  ldi duty_reg, upper_cycle_limit
  end_cwise:
  ret
// counter_clockwise
counter_clockwise:
  sub duty_reg, rate_reg
  cpi duty_reg, lower_cycle_limit
  brsh end_ccwise
  ldi duty_reg, lower_cycle_limit
  end_ccwise:
  ret
delay:
  ; Stop timer 0
  in tmp1, TCCR0B
  ldi tmp2, 0x00
  out TCCR0B, tmp2
  ; Clear over flow flag
  in tmp2, TIFR
  sbr tmp2, 1<<TOV0
  out TIFR, tmp2
  ; Start timer with new initial count
  out TCNT0, count
  out TCCR0B, tmp1
```

```
Team 23: Alex Powers and Ben Mitchinson
ECE:3360
Post-Lab Report 3

; wait
wait:
    in tmp2, TIFR
    sbrs tmp2, TOV0
    rjmp wait

ret

// exit main.asm
// (control should never reach this point as we have a main infinite loop)
.exit
```

Team 23: Alex Powers and Ben Mitchinson ECE:3360 Post-Lab Report 3

6. Appendix B: References

[1] Panasonic Encoders/EVEG/H/K/L:

https://industrial.panasonic.com/cdbs/www-data/pdf/ATC0000/ATC0000CE4.pdf

[2] Atmel 8-bit AVR Microcontroller:

 $\frac{http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-2586-AVR-8-bit-Microcontroller-ATtiny25-ATtiny45-ATtiny85_Datasheet.pdf$