# **PROJECT PART 1: DESIGNING OF FOLDED CASCODE OTA**



**COURSE CODE: ECE-GY 6403** 

FUNDAMENTALS OF ANALOG INTEGRATED CIRCUIT DESIGN

**SUBMITTED BY: ABRAR FAHIM** 

**NET ID:** *AF4175* 

## **Objective:**

The objective of this project is to design a Folded Cascode Operational Transconductance Amplifier (OTA) and its bias voltage circuit. The requirements are as follows:

- Gain > 70 dB
- f3dB > 10 kHz
- *Slew Rate* > 30 *V/*µ*s*
- Phase Margin > 60°
- Power consumption < 200 μW
- VDD = 1.2 V
- CL = 2 pF

## **Circuit Design:**

By first examining the provided specifications, we identified the boundaries of our intended project.

For instance, we determine the lowest output current required to achieve a Slew Rate larger than the specified value with the specified capacitance.

 $I_{out,min}$  = Slew Rate × Capacitance =  $60\mu$ A Which flows through M9 and M10 transistors

Similarly, the maximum output current through each of those top transistors will be:  $I_{9,10,max}=1/2P_{max}V_{dd}=1/2x200x1.2=83.33~\mu A$ 

To make sure that our designed amplifier works well, we will first need to be assured that the transistor MB provides at least the same current as M9 and M10. It is to be noted that transistor MB works as a current source load for the input transistors M1 and M2.

The following design approach was followed as we moved forward to the completion of the project:




FIG: FOLDED CASCODE OTA SCHEMATIC.

The above configuration has a gain given by:

A = gm1(gm3ro3(ro9||ro2)) ||(gm5ro5(ro7||ro8))

Here, A = Gain of the amplifier gm = transconductance of the transistor

We assumed that all the transistors were biased at the edge of saturation, and the bias voltages were set, assuming the transistor was of the same shape and size. The handmade calculations to derive the values are attached at the end of this report.

Different values were put in, adjusting the transistor dimensions and bias voltages to meet the specifications in the operating region, as we were unable to produce a good output voltage swing, specific gain, and bandwidth through DC, AC, and transient analyses of the circuit.

We advanced gradually, changing the dimensions of the transistor widths and their biasing voltages as required to increase the transconductance, consequently, final output gain without the change of source current.

Transistor Names	Transistor values (WL)	BIAS VOLTAGE NAMES	BIAS VOLTAGE VALUES
M2, M1	15 μm / 0.20 nm	Vb1	670 mV
M4, M3	105 μm / 0.5 μm	Vb2	720 mV
M6, M5	10 μm / 0.5 μm	Vb3	655 mV
M8, M7	85 μm / 0.5 μm	VB	580 mV
M10, M9	85 μm / 1 μm		
MB	127um/ 1um		




FIG: TEST BENCH FOR SIMULATING THE OTA PARAMETERS.

## **AC/STB Simulation for Loop Gain and Phase Margin:**

We have performed the following stb simulation to find the Gain (in dB20), Phase Margin (PM). The following are the stb simulation parameters, along with the Loop gain (in dB20). From the simulation, we can see that the

Loop gain (in dB20) = 70.0501 dB (Requirement: Loop gain > 70 dB)
Phase Margin (PM) = 61.99 deg (Requirement: PM>60 deg)
3dB Bandwidth = 17.19KHZ




FIG: STB SIMULATION

### **Slew Rate Calculation Using Step Input:**

The slew rate is defined as the change in output voltage per unit of time and is measured between 10% to 90% of the output signal limits.

In between 10% and 90% of the rail voltage, VDD, we consider the slew rate to be linear. The slew rate is nonlinear when transistors fall out of the saturation region or high currents flow.

The slew rate from this Folded Cascode OTA is:

#### Slew Rate = 48.39 MV/sec





FIG: GRAPH FOR FINDING SLEW RATE.

The following circuit configuration was used to calculate the slew rate of the circuit with the following parameters:






FIG: SLEW RATE CALCULATION PARAMETERS IN ADEL WINDOW.

## **Noise Analysis:**

To calculate the input-referred noise of the circuit, we have used noise analysis. The noise summary and the input-referred noise of the circuit are given below:

#### Input Referred Noise = 0.00535mW




FIG: NOISE ANALYSIS WITH NOISE SUMMARY.

#### **POWER CONSUMPTION:**

To find the power consumption of the system, we have used the DC analysis. From the DC analysis, we have seen that the circuit's.

#### Power consumption = 1.275mW = 127.5uW (Requirement Power Consumption<200uW)




FIG: POWER CONSUMPTION CALCULATION

#### **Outcomes:**

We have achieved the outcomes after going through the experiment:

DC Gain: 70.0501 dB3dB Bandwidth: 17.19KHzSlew Rate: 48.39 MV/s

• Phase Margin: 61.99 deg

• Power Consumption: 127.5uW

Parameters	Hand Calculated Values	Simulated Values
$I_D$ at $M_{10}$ & $M_9$	80 μΑ	80 μΑ
$I_D$ at $M_B$	60 μΑ	60 μΑ
$V_{ t b1}$	890 mV	670 mV
$V_{ t b2}$	392 mV	720mV
$V_{ t b3}$	645 mV	655 mV
$V_B$	≥ 600 mV	580 mV

$A_V$	≈ 72.23 dB	70.0501 dB
$f_{3dB}$	≈ 19.4 kHz	17.19 kHz
Phase margin	180+ ∠A(jω)	61.99
Slew Rate	≈ 40 V/µs	48.39 V/μs

#### **Discussion:**

After careful observation from the above comparison table, we see variations in the simulation results and calculated values. One of the main reasons behind this can be the experimental parameter values that have played a pivotal role in putting the transistor into more of an unwanted operating region rather than our intended one. Also, it should be noted that while doing the simulations, we considered using an ideal transistor with channel length modulation only. For simplicity, we ignored the other important parameters, such as body effect and transistor nonlinearity. But most importantly, a reasonable estimation of a general transistor behavior was made within finite limits between simulations and calculations utilizing revisions in the calculations and simulation parameters.


#### **Conclusion:**

A step-by-step design procedure for a Folded Cascode OTA is explained in this report. We started with some requirements and, in the end, were able to satisfy those, both theoretically and through simulation. Moreover, a comparison chart is drawn to verify the outcomes.

## **Acknowledgements:**

This project work would not have been possible without the tremendous efforts provided by the course instructors and teaching assistants in developing the foundational background knowledge upon which this project stands.

## **Hand Calculations:**



Now to find the transfer function we do the following

$$Cout = C_L + C_P \qquad C_P (C_L)$$

Now to  $C_L + C_R$ 

$$C_R = C_R (C_R) (C_R) (C_R) (C_R)$$

$$C_R = C_R (C_R)$$

$$C_R =$$

Transfer function:
$$A(5) = \frac{1}{(1+5/\omega_{X})(1+5/\omega_{X})}$$
To find the aspect ratio ( $W/L$ ):
$$A(5) = \frac{1}{(1+5/\omega_{X})(1+5/\omega_{X})}$$
To find the aspect ratio ( $W/L$ ):
$$A(5) = \frac{1}{(1+5/\omega_{X})(1+5/\omega_{X})}$$
Then,
$$A(5) = \frac{1}{(1+5/\omega_{X})(1+5/\omega_{X})}$$
Then,
$$A(5) = \frac{1}{(1+5/\omega_{X})(1+5/\omega_{X})}$$
Then,
$$A(5) = \frac{1}{(1+5/\omega_{X})(1+5/\omega_{X})}$$

$$A(5) = \frac{1}{(1+5/\omega_{X})(1+5/\omega_{X})} = \frac{1}{(1+5/\omega_{X})} = \frac{1}{(1+5/\omega_{$$

Now, 
$$V_{0}V_{9,10} = V_{561} - |V_{100}|$$

$$= V_{00} - V_{03} - |V_{100}|$$

$$= (1.2 - 0.646 - 0.302) V$$

$$= 0.253 V$$
For transistor M8 of M4 at the edge of saturalian  $V_{0}V_{1}$  at  $V_{0}$  at  $V_{0}$  and  $V_{0}$  at  $V_{0}$  and  $V_{0}$  at  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  and  $V_{0}$  are  $V_{0}$  and  $V_{0}$  and  $V_{0}$  and  $V_{0}$ 

```
For, M3 of M4 to be in saturation region edge
                                                            Vov3,4 = V56,3 - VTHO)
                                          or. Vov3.4 = (VDD-VOV9.10 - Vb2)- 14npl
     or, Vov3,4 = 0.947 Vbg - 0.302
                                                   or, Von 2 0.645-0.253 = 0.392v
  NOWI
                                    Vb & 700mV
Here
                 ~o1 = ~o2 = 357587.47 1
             ro3 z ro4 z 322076.55 s
                  705 z rob z 141201962
               ro7 2 ro8 = 1212427.2 s
                rog z rio = 290601.48 1
                                                                                                           1. July = 12 may (12)
 Now, rog 11 roz = 160317 1
                     Pof 11 ros = ro7
  : 2mg = J24pCox (2)4,3 ×I03,4 = J2×126×10 ×10×40×10
                                                                                                                              = 3.17×10-4 A/V
 :. 8mg = \(\frac{24m \(\phi\times\left(\Omega)\) \(\frac{1}{2}\) \(\frac{1}{2}
```

```
have up of what to see by definition action again
:. Rdown = 9mg r05r07
2 4.6×10-4 × 1-41 × 103/
   2 (4.6×10-4×14120:196×1212427.2) & 1
2 7876066.62万人
  : Rup = gm3 ro3 (ros 11roz)
        2 (3.17×10-4 × 322076.55 × 160317) 2
         Z 16368087·77 1
   : Ruout = Rup 11 Rdown = 5316955.781
         2751446.6696 A
 = \12 un 6x(\(\overline{U}\)_1,2 \fo
      2 J2x265x10-6x10x (12x4m(0x W2 (V675-Vfn)2
      2 J2x265x10 bx10x (0.5x265x10 bx (0.6-0.578
2 \2 x 265 x 10 6 x 10 x 0.0001114325
Z 0.0007685 AIV
```