

Computer Architecture

Processor Structure

And Function (Part 1)

Reference Books

- Computer Organization and Architecture:
Designing for Performance-William
Stallings
(8th Edition)
 - Any later edition is fine

To understand the organization of the processor, let us consider the requirements placed on the processor, the things that it must do:

- **Fetch instruction:** The processor reads an instruction from memory (register, cache, main memory).
- **Interpret instruction:** The instruction is decoded to determine what action is required.
- **Fetch data:** The execution of an instruction may require reading data from memory or an I/O module.
- **Process data:** The execution of an instruction may require performing some arithmetic or logical operation on data.
- **Write data:** The results of an execution may require writing data to memory or an I/O module.





Figure 12.1 The CPU with the System Bus

Internal Structure of the



Register Organization

- The registers in the processor perform two

roles:

- **User-visible registers:** Enable the machine-or assembly language programmer to minimize main memory references by optimizing use of registers
- **Control and status registers:** Used by the control unit to control the operation of the processor and by privileged, operating system programs to control the execution of programs

User-Visible Registers

- Could be categorized into following categories:
 - General purpose
 - Data
 - Address
- **GP** registers can be assigned to a variety of functions by the programmer
 - Any general-purpose register can contain the operand for any opcode
 - Can be used for addressing functions (e.g., register indirect, displacement)

User-Visible Registers

- **Data registers** may be used only to hold data and cannot be employed in the calculation of an operand address
- **Address registers** may themselves be somewhat general purpose, or they may be devoted to a particular addressing mode
- Such as:
 - **Segment pointers:** Holds the address of the base of the segment.
 - **Index registers:** These are used for indexed addressing and may be auto indexed
 - **Stack pointer:** If there is user-visible stack addressing, then typically there is a dedicated register that points to the top of the stack

User-Visible Registers

- A partially visible registers, which hold condition codes (also referred to as *flags*)
- **Condition codes** are bits set by the processor hardware as the result of operations
- **Example:** An arithmetic operation may produce a positive, negative, zero, or overflow result
- In addition to the result itself being stored in a register or memory, a condition code is also set
- The code may subsequently be tested as part of a

Condition Codes

Advantages	Disadvantages
<ol style="list-style-type: none"><li data-bbox="123 468 933 654">1. Because condition codes are set by normal arithmetic and data movement instructions, they should reduce the number of COMPARE and TEST instructions needed.<li data-bbox="123 675 933 818">2. Conditional instructions, such as BRANCH are simplified relative to composite instructions, such as TEST AND BRANCH.<li data-bbox="123 868 933 1103">3. Condition codes facilitate multiway branches. For example, a TEST instruction can be followed by two branches, one on less than or equal to zero and one on greater than zero.	<ol style="list-style-type: none"><li data-bbox="1010 468 1821 753">1. Condition codes add complexity, both to the hardware and software. Condition code bits are often modified in different ways by different instructions, making life more difficult for both the microprogrammer and compiler writer.<li data-bbox="1010 775 1821 918">2. Condition codes are irregular; they are typically not part of the main data path, so they require extra hardware connections.<li data-bbox="1010 939 1821 1132">3. Often condition code machines must add special non-condition-code instructions for special situations anyway, such as bit checking, loop control, and atomic semaphore operations.<li data-bbox="1010 1153 1821 1289">4. In a pipelined implementation, condition codes require special synchronization to avoid conflicts.

Control and Status Registers

- **Four** main categories:
- Program counter (**PC**): Contains the address of an instruction to be fetched
- Instruction register (**IR**): Contains the instruction most recently fetched
- Memory address register (**MAR**): Contains the address of a location in memory
- Memory buffer register (**MBR**): Contains a word of data to be written to memory or the word most recently read


Control and Status Registers

- Program Status Word (**PSW**)
- Contains condition codes plus other status information.

Common fields or flags include the following:

- **Sign**: Contains the sign bit of the result of the last arithmetic operation
- **Zero**: Set when the result is 0
- **Carry**: Set if an operation resulted in a carry (addition) into or borrow (subtraction) out of a high-order bit
- **Equal**: Set if a logical compare result is equality
- **Overflow**: Used to indicate arithmetic overflow
- **Interrupt Enable/Disable**: Used to enable or disable interrupts
- **Supervisor**: Indicates whether the processor is executing in supervisor or user mode

Data Flow



MBR = Memory buffer register
MAR = Memory address register
IR = Instruction register
PC = Program counter

Figure: Data Flow, Fetch Cycle

Data Flow




Figure: Data Flow, Indirect Cycle

Data Flow




Figure: Data Flow, Interrupt Cycle