



Digital Design Verification

Lab Manual # 38 – Creating YAPP Interface UVM

Name: Ayesha Binte Safiullah

Submitted To: NCDC

Release: 1.0

Date: 6-Aug-2024

NUST Chip Design Centre (NCDC), Islamabad, Pakistan





Copyrights ©, NUST Chip Design Centre (NCDC). All Rights Reserved. This document is prepared by NCDC and is for intended recipients only. It is not allowed to copy, modify, distribute or share, in part or full, without the consent of NCDC officials.

Revision History

Revision	Revision	Revision	Nature of	Approved
Number	Date	By	Revision	By
1.0	6/08/2024	Amber Khan	Complete Manual	-





Contents

Contents	2
Objective	3
, Tools	
Instructions for Lab Tasks	3
Task 1: Creating a Simple UVC	4
Task 2: Using Factories	6





Objective

The objectives of this lab are


- To the front end of a UVM Verification Component (UVC) and to explore the built-in phases of uvm_component.
- To create verification components and data using factory methods, and to implement test classes using configurations.

Tools

- SystemVerilog
- Cadence Xcelium

Instructions for Lab Tasks

The submission must follow the hierarchy below, with the folder named after the student (no spaces), and the file names exactly as listed below.







Task 1: Creating a Simple UVC

You will be creating the driver, sequencer, monitor, agent and env for the UVC to drive the YAPP input port of the router. You will focus on the transmit (TX) agent for this task.

Checking the UVC Hierarchy

- 1. In the task1 uvc/tb directory, run a simulation using the base test test class:
 - a. Find the topology print.


Does the hierarchy match your expectations?

Answer: Yes.

b. Use the topology print to find the full hierarchical pathname from your test class to your UVC sequencer (e.g., tb.yapp.agent.sequencer) and write it below.

Sequencer pathname: env.uvc.agent.sequencer

c. Use your topology to find the value of the is_active property of the YAPP agent. What is the value of the is_active variable when you printed the hierarchy? Answer: UVM ACTIVE




Running a Simple Sequence

2. Run a simulation using the base_test test class:
Your UVC should now generate and print YAPP packets. Check the correct number of packets are printed and every packet field is printed.








3. Add the following compilation option to the end of you command line:

+SVSEED=random

This sets a random value for the initial randomization seed of the simulation. Re-run the Simulation(**do not recompile**) and you should see different packet data. The simulator reports the actual seed used for each simulation in the simulation log file.



4. Run a simulation with base_test and check which start_of_simulation_phase() method was called first. Which is called last?





Driver is called first; base test is called last.

Why? You will need to set the right $+UVM_VERBOSITY$ option to see the phase method messages.

```
### Figure 1.5 ### Figure 2.5 ### Figure 3.5 ### Fi
```


Task 2: Using Factories

Using the Factory

- Create a new short packet test as follows:
 - a. Define a new packet type, short_yapp_packet, which extends from yapp_packet. Add this subclass definition to the end of your sv/yapp packet.sv file.
 - b. Add an object constructor and utility macro.
 - c. Add a constraint in short yapp packet to limit packet length to less than 15.
 - d. Add a constraint in short_yapp_packet to exclude an address value of 2.
 - e. Define a new test, short_packet_test, in the file router_test_lib.sv.Extend this from base test.
 - f. In the build_phase() method of short_packet_test, use a
 set type override method to change the packet type to short yapp packet.
 - g. Run the simulation using the new test, (+UVM_TESTNAME=short_packet_test), and check the correct packet type is created.







- 2. Create a new configuration test in the file router test lib.sv.
 - a. Define a new test, set config test, which extends from base test.
 - b. In the <code>build_phase()</code> method, use a configuration method to set the <code>is_active</code> property of the YAPP TX agent to <code>UVM_PASSIVE</code>. Remember to call the configuration method before building the <code>yapp</code> <code>env</code> instance.
 - c. Run a simulation using the set_config_test test class (UVM_TESTNAME=set_config_test) and check the topology print to ensure your design is correctly configured.
 - d. You should get a configuration usage report from check config usage(). Why do you get this?

Answer: Because we have set the $is_active_property$ of the YAPP TX agent to UVM PASSIVE.

Although the configuration report maybe expected, it is good practice to minimize the number of reports where possible.

Edit your test classes so that no configuration mismatch messages are reported, but all tests still work as required. Check your changes in simulation.







THE END













