

①

Name: MD. ABU AMMAR

ID: 1821944642

Ans: 1

Given

that,

$$\text{RAM} = 64 \text{ KB}$$


Block size, $i = 4 \text{ Bytes}$ Cache size = 14 Bytes

$$\therefore \text{set} = \frac{64}{4 \times 2} = 8$$

For

90 C4H in decimal

Memory Format,



Address	Block, j	s mod 5	Hit/miss	Comment consequence
90e4H = 3700	j = 9265	$s = j \bmod 5$ $= 9265 \bmod 5$ $= 1$	miss	Block - 9265 is transferred into set 1
9B1A = 3970C	9926	6	miss	Block 9926 transferred to set 6.
41EA3H	4218	2	miss	4218 block transferred into set 2.
3DB8H	8822	6	hit	cpu read from cache
F445H	15633	1	miss	15633 will be replace in set 1
8E0FH	7091	3	miss	7091 block shift to set 3
E7F1H	14844	4	hit	read from cache
SEEBH	6074	2	hit	read from cache
SEE BH	6074	2	hit	read from cache
S743H	5584	0	hit	11
CF7e	13279	7	hit	11

(3)

Ans: 3Given, $m = \underline{\underline{1000}}$ 12 bit
$$\begin{array}{ccccccccc} D_{12} & D_{11} & D_{10} & D_9 & D_8 & D_7 & D_6 & D_5 & D_4 \\ 1 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 \end{array}$$

Now,

$$2^k \geq m+k$$


$$2^4 \geq 12 + 4$$

3.

$$16 \geq 16$$

$$\therefore k = 4$$

Now, parity bits are 1, 2, 4, 8



(5)

16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
00001	01110	10110	01110	10110	01001	10001	01010	10100	01110	10000	01010	10100	00100	01100	10000
D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	e ₄	e ₃	e ₂	e ₁

$$e_1 = D_1 \oplus D_2 \oplus D_4 \oplus D_5 \oplus D_7 \oplus D_9 \oplus D_{11} = 0$$

$$e_2 = D_1 \oplus D_3 \oplus D_4 \oplus D_6 \oplus D_7 \oplus D_{10} \oplus D_{11}$$

$$e_3 = D_1 \oplus D_2 \oplus D_4 \oplus D_5 \oplus D_6 \oplus D_7 \oplus D_8 \oplus D_9 \oplus D_{10} = 0$$

$$e_4 = D_1 \oplus D_2 \oplus D_3 \oplus D_4 \oplus D_5 \oplus D_6 \oplus D_7 \oplus D_8 \oplus D_9 \oplus D_{10} \oplus D_{11} = 0$$

(5)

$$C_7 = D_2 \oplus D_4 \oplus D_8 \oplus D_9 \oplus D_{10} \oplus D_{11}$$
$$= 0 \oplus 1 \oplus 1 \oplus 0 \oplus 0 \oplus 1 = 1$$

$$C_8 = D_5 \oplus D_6 \oplus D_7 \oplus D_8 \oplus D_9 \oplus D_{10} \oplus D_{11}$$
$$= 1 \oplus 1 \oplus 0 \oplus 1 \oplus 0 \oplus 0 \oplus 1 = 0$$

So, error code = 0 1 00, thus a number of 4 number bit
has an error, where $D_4 = 0$, hence the code is error.
So, correct data bits are = $(3, 5, 7, 9, 10, 11, 12)$
So, correct data is ~~01001110~~.

Ans

(6)

Ans : 4


(a) Given,

387.625

$$(387)_{10} = (1100000011)_2$$

$$(0.625)_{10} = (0.101)_2$$

we know, for



$$(387.625)_{10} = (1100000011.101)_2$$

$$= 1.10000011101 \times 2^8$$

$$M = 10000001101 \quad (23 \text{ bits})$$

$$C = 8$$

$$E = 8 + 127 = 135 = (10000111)_2$$

6

(五)

$$E = 1600 \text{ N/mm}^2, \phi = 142^\circ, b = 150 \text{ mm}$$

$$\text{Value} = (-1)^S \times 1.M \times 2^E \text{-bias}$$

$$= (-1)^{142-127} \times 1.001$$

$$= (-1) \times 1.11 \times 2^{-2} \times 2^{1.5}$$

$$= 11(-1) \times 1.1 \times 2^{13}$$

$$= (-) \cancel{111000000000000} = -14336$$

Arf
—

(b)

Sign bit	Exponent	Significant.
1	10001110	00.11000000.....

decimal of significant, $00110000\dots$
 $= 0 \times 2^{-1} \Rightarrow 0$

~~$= 0 \times 2^{-1} \Rightarrow 0$~~

~~$= 1 \times 2^{-3} \Rightarrow 0.125$~~

~~$= 1 \times 2^{-4} = 0.0625$~~

~~$= 0.2^{-5} \Rightarrow 0$~~

~~0.1875\dots~~

Normalized form = 1.1875

Decimal of exponent, $(10001110)_2 = (142)_{10}$

~~$\therefore \text{Exponent} = 142 - 127$~~

~~$= 15$~~

~~$\therefore \text{Decimal value is } 1.1875 \times 10^{15}$~~

Ans

~~Quiz-4~~

Q

Quiz-4

First we try to make $4M \times 64$ bit module from $4M \times 4$ bit module.

$$\text{Now, } \frac{64}{4} = 16 \times 16$$

So it requires 16, $4M \times 4$ bit chips for one module.

Let data bus be $D_{63}-D_0$


For all these 16 chips, address bus, chip enable, read, write are connected together individually.

but for data bus,

$D_3 D_2 D_1 D_0$ is connected to chip 1

and so on, so that

$D_{63} D_{62} D_{61} D_{60}$ is connected to chip 16.



$$\text{Now, } \text{CAM} = 2^6 \times 2^{20} = 2^{26}$$


So, it has 26 address lines

So $A_{25} A_{24} A_{23} A_{22}$ will be used by 16 modules and $A_{21} A_{20} A_{19} A_{18}$ will be select lines.

For so it requires 16 4Mx64 bit modules

For these 16 modules, address bus data bus read, write lines are common, but enable will be different.

12



(P1)

(13)

Explanations for Ans: 2

Memory	j	hit/ miss	consequence
0003	$j = \frac{0003}{4} \mod 32$	miss	$i = 0 \mod 32 = 0$; transfer into line 0.
0004	1	miss	$i = 1 \mod 32 = 1$; transfer into line 1
0130	32	miss	$i = 32 \mod 32 = 0$; transfer into line 0
0006	1	hit	read from line 1
0007	1	hit	read from line 1
0008	2	miss	$i = 2 \mod 32 = 2$; transfer into line 2
0109	2	hit	reads. from line 2

$$\text{ratio} = \frac{3}{7} \times 10^{-1}$$

$$(= 42.85\%)$$

Mark 100%
Ans: 2

$$42.85\% = 0.4285 \leftarrow \text{2nd last digit}$$

Ans: 2
Ans: 2

(14)

Now for 2-way set associative mapping

Address	Block, i	Hit/miss	Consequence
0003	1	miss	$S = 1 \bmod 16 = 1$ transferred to set 1 in line 1.
0004	1	miss	$S = 0 \bmod 16 = 0$ transferred to set 0 in line 1
0130	32	miss	$S = 32 \bmod 16 = 0$ move to set 0, line 2
0006	1	hit	read from cache
0007	1	hit	read from cache
0008	2	miss	$S = 2 \bmod 16 = 2$ transferred to set 2 line 1
0009	2	hit	read from cache

$$\text{hit ratio} = \frac{3}{7} \times 100 = 42.85\%$$

So it will remain same