1. For a system, assume, RAM= 64KB, block size = 4 bytes, cache size = 64 bytes, 2-way set associative mapping. Given the state of the cache shown below, find hit/miss for the following addresses generated by CPU. In case of cache hit, show the contents of memory read by the processor.

CACHE MEMORY

CÁCHÉ MEMORY

| CACHE MEMORY | | | | |
|--------------|-------------|----------|--|--|
| SET | TAG OF LINE | CONTENTS | | |
| | 9B1H | 1CH | | |
| | | 2DH | | |
| | | 30H | | |
| 0 | | 4FH | | |
| U | 2BAH | EDH | | |
| | | BDH | | |
| | | ACH | | |
| | | CAH | | |
| | 7A1H | A0H | | |
| | | A2H | | |
| | | A0H | | |
| 1 | | A0H | | |
| 1 | 468H | 4BH | | |
| | | 3BH | | |
| | | 2BH | | |
| | | 1BH | | |
| | 90CH | 30H | | |
| | | 20H | | |
| | | 60H | | |
| 2 | | 40H | | |
| _ | 2F7H | 49H | | |
| | | 39H | | |
| | | 29H | | |
| | | 69H | | |
| | 736H | 14H | | |
| | | C4H | | |
| | | 34H | | |
| 3 | | 4CH | | |
| 3 | 763H | 49H | | |
| | | 33H | | |
| | | 24H | | |
| | | 10H | | |

| SET TAG OF LINE CONTENTS 6ECH 10H 20H 30H 40H 40H 73FH FFH EEH DDH CCH 30H 20H 30H 40H 20H 33H 20H 1FH 22H 33H 44H 22H 33H 45H 35H 45H 55H 55H 91H 21H 31H B1H 00H A0H 20H | CACHE MEMORY | | | | |
|--|--------------|------|-----|--|--|
| 4 73FH 20H 30H 40H FFH EEH DDH CCH 30H 30H 40H 50H 50H 50H 50H 50H 50H 50H 50H 50H 5 | SET | | | | |
| 4 73FH 30H 40H 73FH EEH EEH DDH CCH 3BBH 10H 20H 30H 40H 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | 6ECH | 10H | | |
| 4 73FH FFH EEH DDH CCH 3BBH 10H 20H 30H 40H F744H 41H 33H 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H 81H 09BH D0H A0H 20H | | | 20H | | |
| 7 73FH FFH EEH DDH CCH 3BBH 10H 20H 30H 40H 40H 1FH 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H 81H 09BH D0H A0H 20H | | | 30H | | |
| 73FH FFH EEH DDH CCH 3BBH 10H 20H 30H 40H 40H FF44H 41H 33H 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H 81H 09BH D0H A0H 20H | 4 | | 40H | | |
| 5 DDH CCH CCH 3BBH 10H 20H 30H 40H 40H 11H 33H 20H 1FH 22H 33H 44H 1DDH 25H 35H 45H 55H 55H 67BH 91H 21H 31H 31H B1H 09BH D0H A0H 20H 20H 10H 20H 10H 10H | 4 | 73FH | FFH | | |
| 6 SBBH CCH 3BBH 10H 20H 30H 40H 40H F44H 41H 33H 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H 81H 09BH D0H A0H 20H | | | EEH | | |
| 5 3BBH 10H 20H 30H 40H 40H 41H 33H 20H 1FH 22H 33H 44H 45H 55H 55H 67BH 91H 21H 31H 31H 81H 7 09BH D0H A0H 20H 20H 10H 20H 10H 1 | | | DDH | | |
| 5 F44H 20H 30H 40H 40H 41H 33H 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H B1H 09BH D0H A0H 20H | | | CCH | | |
| 5 F44H 30H 40H F44H 41H 33H 20H FF44H 11H 33H 20H CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 55H 67BH 91H 21H 31H B1H 09BH D0H A0H 20H | | 3BBH | 10H | | |
| 5 F44H 40H 33H 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H B1H 09BH D0H A0H 20H | | | 20H | | |
| F44H 41H 33H 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H B1H 09BH D0H A0H 20H | | | 30H | | |
| 6 CF7H 41H 33H 20H 1FH CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H 81H 09BH D0H A0H 20H | 5 | | 40H | | |
| 6 CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H B1H 09BH D0H A0H 20H | 3 | F44H | 41H | | |
| 6 CF7H 11H 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H B1H 09BH D0H A0H 20H | | | 33H | | |
| 6 CF7H 11H 22H 33H 44H 11DDH 25H 35H 45H 55H 11H 21H 21H 31H 11H 11H 11H 11H 11H 11H 11H 11H 1 | | | 20H | | |
| 6 22H 33H 44H 1DDH 25H 35H 45H 55H 67BH 91H 21H 31H B1H 09BH D0H A0H 20H | | | 1FH | | |
| 6 1DDH 25H 35H 45H 55H 55H 21H 31H 81H D0H A0H 20H | | CF7H | 11H | | |
| 6 1DDH 25H 35H 45H 55H 55H 7 09BH D0H A0H 20H | | | 22H | | |
| 6 1DDH 25H 35H 45H 55H 55H 55H 7 09BH D0H A0H 20H | | | 33H | | |
| 7 OPBH DOH AOH 20H | 6 | | 44H | | |
| 7 09BH 09H 20H 20H | 0 | 1DDH | 25H | | |
| 7 09BH 55H 20H 31H 31H A0H 20H | | | 35H | | |
| 7 09BH 91H 21H 31H B1H 09BH D0H A0H 20H | | | 45H | | |
| 7 09BH D0H A0H 20H | | | 55H | | |
| 7 09BH 00H A0H 20H | | 67BH | 91H | | |
| 7 09BH D0H A0H 20H | | | 21H | | |
| 09BH D0H A0H 20H | | | 31H | | |
| 09BH D0H A0H 20H | 7 | | B1H | | |
| 20H | / | 09BH | D0H | | |
| | | | A0H | | |
| | | | 20H | | |
| 1FH | | | 1FH | | |

.____

| Memory address | Set | Tag | Hit/Miss | Content read from cache |
|----------------|-----|------|----------|-------------------------|
| | | | | in case of Cache Hit |
| 90C4H | 1 | 486H | M | |
| 9B1AH | 6 | 4D8H | M | |
| 41EAH | 2 | 20FH | M | |
| 3BB8H | 6 | 1DDH | Н | 25H |
| F445H | 1 | 7A1H | Н | A2H |
| 6ECFH | 3 | 736H | Н | C4H |
| E7F1H | 4 | 73FH | Н | FFH |
| 5EEBH | 2 | 2F7H | Н | 69H |
| 5743H | 0 | 2BAH | Н | САН |
| CF7CH | 7 | 67BH | Н | 91H |

Hints:

 $90C4H = 1001\ 0000\ 1100\ 0100$

Address format: (need to derive)

| Tag | Set | word |
|---------------|--------|--------|
| 11 bits | 3 bits | 2 bits |
| 100 1000 0110 | 001 | 00 |
| 4 8 6 H | 1 | |

Compare the Tag with two tags (7A1H & 468H) associated with Set-3.

Doesn't match, so it's not found in cache: Cache Miss

2. For a system, RAM = 64KB, Block size = 4 bytes, Cache size = 128 bytes, Direct mapped cache. Calculate the Hit ratio while CPU runs program "Test_Cache". Also count how many blocks are replaced in cache memory assuming the cache is empty at the beginning.

For the same RAM, block size and Cache memory, what would be the Hit ration in case of 2-way Set Associative Mapping?

Main Program—"Test Cache"

| Memory address (decimal) | |
|--------------------------|-------------------------------------|
| 0003 | Instruction-1 |
| 0004 | Instruction-2 |
| 0005 | Instruction-3 (Call Function NSU-1) |
| 0006 | Instruction-4 |
| 0007 | Instruction-7 (Call Function NSU-2) |
| 0008 | Instruction-8 |
| 0009 | Instruction-9 (End of program) |

Function NSU-1

| Memory address (decimal) | |
|--------------------------|--|
| 0128 | Instruction-1 |
| 0129 | Instruction-2 |
| 0130 | Instruction-3 |
| 0131 | Instruction-4 |
| 0132 | Instruction-5 |
| 0133 | Instruction-6 (return to Instruction-4 of main |
| | program Test_Cache) |

Function NSU-2

| Memory address (decimal) | |
|--------------------------|--|
| 0136 | Instruction-1 |
| 0137 | Instruction-2 |
| 0138 | Instruction-3 |
| 0139 | Instruction-4 (return to Instruction-8 of main |
| | program Test_Cache) |

Direct mapping:

Address format:

| Tag (9 bits) | Line (5 bits) | Word (2 bits) |
|--------------|---------------|---------------|
|--------------|---------------|---------------|

| Address in | RAM Block No | Cache Line No | H/M | Consequence |
|------------|------------------|------------------|-----|-------------|
| sequence | (Address is | (RAM block no | | |
| | divided by 4 and | is divided by 32 | | |
| | quotient is used | and remainder is | | |

| | here) | used here) | | |
|-----|-------|------------|---|--|
| 003 | 0 | 0 | M | Block-0 is transferred in Line-0 |
| 004 | 1 | 1 | M | Block-1 is transferred in Line-1 |
| 005 | 1 | 1 | Н | |
| 128 | 32 | 0 | M | Block-32 is transferred in Line-0. Block-0 is replaced |
| 129 | 32 | 0 | Н | |
| 130 | 32 | 0 | Н | |
| 131 | 32 | 0 | Н | |
| 132 | 33 | 1 | M | Block-33 is transferred in Line-1. Block-1 is replaced |
| 133 | 33 | 1 | Н | • |
| 006 | 1 | 1 | M | Block-1 is transferred in Line-1. Block-33 is replaced |
| 007 | 1 | 1 | Н | |
| 136 | 34 | 2 | M | Block-34 is transferred in Line-2. |
| 137 | 34 | 2 | Н | |
| 138 | 34 | 2 | Н | |
| 139 | 34 | 2 | Н | |
| 008 | 2 | 2 | M | Block-2 is transferred in Line-2. Block-34 is replaced |
| 009 | 2 | 2 | Н | |

Hit ratio: $(10/17) \times 100 = 58.8\%$ Number of blocks replaced = 4

2-way Set-Associative mapping: Address format:

| Tag (10 bits) | Set (4 bits) | Word (2 bits) |
|---------------|--------------|---------------|
|---------------|--------------|---------------|

| Address in sequence | RAM Block No (Address is divided by 4 and quotient is used here) | Cache Set No (RAM block no is divided by 16 and remainder is used here) | H/M | Consequence |
|---------------------|--|---|-----|--|
| 003 | 0 | 0 | M | Block-0 is transferred in Line-1 of Set-0 |
| 004 | 1 | 1 | M | Block-1 is transferred in Line-1 of Set-1 |
| 005 | 1 | 1 | Н | |
| 128 | 32 | 0 | M | Block-32 is transferred in Line-2 of Set-0 |
| 129 | 32 | 0 | Н | |
| 130 | 32 | 0 | Н | |
| 131 | 32 | 0 | Н | |
| 132 | 33 | 1 | M | Block-33 is transferred in Line-2 of Set-1 |
| 133 | 33 | 1 | Н | |

| 006 | 1 | 1 | Н | |
|-----|----|---|---|--|
| 007 | 1 | 1 | Н | |
| 136 | 34 | 2 | M | Block-34 is transferred in Line-1 of Set-2. |
| 137 | 34 | 2 | Н | |
| 138 | 34 | 2 | Н | |
| 139 | 34 | 2 | Н | |
| 008 | 2 | 2 | M | Block-2 is transferred in Line-2 of Set-2 |
| 009 | 2 | 2 | Н | |

Hit ratio: $(11/17) \times 100 = 64.7\%$

3. A 12-bit Hamming code word containing 8 bits of data and 4 parity bits is read from memory. What was the original 8-bit data word that was written into memory if the 12-bit word read out is 110010111001

| Bit Position | 12 | 11 | 10 | 9 | 8 | 7 | 6 | S | A | 3 | 2 | 1 |
|----------------------------|----|----|------|----|----|----|----------------|----|------|----|----|----|
| | | | [010 | | | | | | | | | |
| Data bit & Check bit | De | D7 | De | Ds | Ca | Da | D ₃ | D2 | CA | D, | Ca | Cı |
| Word read | - | | 0 | - | | | | | 1003 | 0 | 0 | 1 |

$$\frac{\times 0K}{0100}$$

Error is in 9th position D5 is corrupt

Hence, original 8-bit data word that was written into memory is.

11010110

4. a) Convert 387.5625 to IEEE 32-bit floating point format.

b) Convert the following IEEE 32 bit into decimal.

| Sign bit | exponent | significant |
|-------------|----------|-------------------------|
| 0 | 10001110 | 00110000000000000000000 |

Given decimal value.

Converting 0.625 to binary gives
05 0.101

Exponent biased by
$$127 - > 8 + 127$$

= 135
(135)10 = (10000111)2

IEFE 32-bit format:

| Sign bit | Exponent | Significant |
|----------|----------|---|
| 0 | 10000111 | 100000111010000000000000000000000000000 |

Note: Sign bit is 0 for positive numbers

Criven, sign bit = 1,50 it is a negative number

Exponent = (10001110)2 = (142)10

> Actual exponent = 1A2 - 127 = 15

50, the binary significant = (\$1.0011),0 = (1.1875)2

Value in decimal = $-(1.1875 \times 2^{15})$ = -38912

Quiz-A

64 MX 64 bits using AMXAbits = 16 rows & by 16 columns Ao's will be connected with each other All Azi's will be connected 1 to 16 line decoder is ne e de d All the decoder's output pine will be connected with enable pins of ICs