Anthony Bugatto

EE 421: Digital Electronics

LED Blink

For the LED blink project I used the code from the assignment and implemented the 32 bit clock (figure 1). I then set different bits of the clock to correspond to different LED's, the last bit blinking at 50MHz (every 85 seconds) and the 25th bit blinking about every 1.3 seconds. The register transfer level (RTL) diagram is shown in figure 2, the DE1 LED port map is shown in figure 3, and the simulation result is shown in figure 4.

```
blink.vhd
                                                                                                                                                                  LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-
44
₹.<sub>B</sub>
            ENTITY blink IS
丰
                           clk : IN STD_LOGIC;
dir : IN STD_LOGIC;
count_out : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
重
1323
       12
13
14
15
16
17
18
19
20
21
22
23
             END blink;
            0
                  BEGIN
Z
                      PROCESS(clk)
                          --if rising edge
--clock direction
267
268
           =
                                        count_int <= count_int - 1;
                                    END IF:
END IF:
                       END PROCESS;
              count_out <= count_int;
END behavioral;
```

Figure 1: VHDL LED Blink Code




Figure 2: RTL of the Counter Circuit




Figure 3: The DE1 LED Port Map




Figure 4: Simulation Results