


AVR®

8-bit Microcontrollers

AVR32®

32-bit Microcontrollers and Application Processors

Source of original file is unknown.
Downloaded from web May, 2013.
Modified by D. Egbert October 9, 2013.




➤ Interrupts and 16-bit Timer/Counter 1 (Normal Mode)
February 2009



Everywhere You Are®

Atmel ATmega328P Timing Subsystems

READING



Chapter 5 "Timer Ports" [Introduction to Embedded Systems: Using ANSI C and the Arduino Development Environment \(Synthesis Lectures on Digital\)](#) by David Russell and Mitchell Thornton.

The Timer Subsystem of the ATmega328P microcontroller may be operated in a number of modes. In this section we will be looking at the Normal (default) operating mode of the Timer subsystem. Unfortunately, Chapter 5 "Timer Modes" only covers the Pulse Width Operating (PWM) modes of the timer subsystem.



Fortunately, the ATMEL document [doc8161](#) "8-bit AVR Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash" includes Section 15 "16-bit Timer/Counter1 with PWM" does cover the material.

Section 17 in the ATmega2560 document.

CONTENTS


Reading.....	2
ATmega328P Timing Subsystem.....	4
What is a Flip-Flop and a Counter	5
Timing Terminology	6
Timer 1 Modes of Operation	7
Normal Mode	8
Timer/Counter 1 Prescalar	9
Timer/Counter 1 Normal Mode – Design Example	11
Step to Calculate Timer Load Value (Normal Mode)	12
Polling Example.....	13

ATMEGA328P TIMING SUBSYSTEM¹

The ATmega328P is equipped with two 8-bit timer/counters and one 16-bit counter. These Timer/Counters let you...

1. Turn on or turn off an external device at a programmed time.
2. Generate a precision output signal (period, duty cycle, frequency). For example, generate a complex digital waveform with varying pulse width to control the speed of a DC motor
3. Measure the characteristics (period, duty cycle, frequency) of an incoming digital signal
4. Count external events

Figure 2-1. Block Diagram



¹ Source: ATmega328P Data Sheet http://www.atmel.com/dyn/resources/prod_documents/8161S.pdf page 5

Figure 2-1. Block Diagram ATmega328P






Figure 2-1. Block Diagram

ATmega2560




WHAT IS A FLIP-FLOP AND A COUNTER



You can think of a D flip-flop as a one-bit memory. The *something to remember* on the D input of flip-flop is remembered on the positive edge of the clock input².



The counter part of an ATmega328P Timer/Counter peripheral subsystem is an example of an asynchronous (ripple) counter, which is a collection of flip-flops with the clock input of stage n connected to the output of stage n - 1



² Source: <http://sandbox.mc.edu/~bennet/cs314/slides/ch5me-4.pdf>



TIMING TERMINOLOGY

Frequency

WAVE FORMS ALSO HAVE AMPLITUDE AND PHASE PARAMETERS WHICH ARE NOT DISCUSSED HERE.

The number of times a particular event repeats within a 1-s period. The unit of frequency is Hertz, or cycles per second. For example, a sinusoidal signal with a 60-Hz frequency means that a full cycle of a sinusoid signal repeats itself 60 times each second, or every 16.67 ms. For the digital waveform shown, the frequency is 2 Hz.


Period

The flip side of a frequency is a period. If an event occurs with a rate of 2 Hz, the period of that event is 500 ms. To find a period, given a frequency, or vice versa, we simply need to remember their inverse relationship, $F = 1/T$ where F and T represent a frequency and the corresponding period, respectively.

Duty Cycle

In many applications, periodic pulses are used as control signals. A good example is the use of a periodic pulse to control a servo motor. To control the direction and sometimes the speed of a motor, a periodic pulse signal with a changing duty cycle over time is used.

Duty cycle is defined as the percentage of one period a signal is ON. The periodic pulse signal shown in the Figure is ON for 50% of the signal period and off for the rest of the period. Therefore, we call the signal in a periodic pulse signal with a 50% duty cycle. This special case is also called a square wave.



17. 16-bit Timer/Counter (Timer/Counter 1, 3, 4, and 5)

17.1 Features

- True 16-bit Design (that is, allows 16-bit PWM)
- Three independent Output Compare Units
- Double Buffered Output Compare Registers
- One Input Capture Unit
- Input Capture Noise Canceler
- Clear Timer on Compare Match (Auto Reload)
- Glitch-free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator
- External Event Counter
- Twenty independent interrupt sources (TOV1, OCF1A, OCF1B, OCF1C, ICF1, TOV3, OCF3A, OCF3B, OCF3C, ICF3, TOV4, OCF4A, OCF4B, OCF4C, ICF4, TOV5, OCF5A, OCF5B, OCF5C and ICF5)

17.2.2 Definitions

The following definitions are used extensively throughout the document:


Table 17-1. Definitions

BOTTOM	The counter reaches the <i>BOTTOM</i> when it becomes 0x0000.
MAX	The counter reaches its <i>MAX</i> imum when it becomes 0xFFFF (decimal 65535).
TOP	The counter reaches the <i>TOP</i> when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be one of the fixed values: 0x00FF, 0x01FF, or 0x03FF, or to the value stored in the OCRnA or ICRn Register. The assignment is dependent of the mode of operation.

17.5 Counter Unit

The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit. Figure 17-2 shows a block diagram of the counter and its surroundings.

Figure 17-2. Counter Unit Block Diagram



Signal description (internal signals):

Count	Increment or decrement TCNT _n by 1.
Direction	Select between increment and decrement.
Clear	Clear TCNT _n (set all bits to zero).
clk_{Tn}	Timer/Counter clock.
TOP	Signalize that TCNT _n has reached maximum value.
BOTTOM	Signalize that TCNT _n has reached minimum value (zero).

The 16-bit counter is mapped into two 8-bit I/O memory locations: *Counter High* (TCNT_{nH}) containing the upper eight bits of the counter, and *Counter Low* (TCNT_{nL}) containing the lower eight bits. The TCNT_{nH} Register can only be indirectly accessed by the CPU. When the CPU does an access to the TCNT_{nH} I/O location, the CPU accesses the high byte temporary register (TEMP). The temporary register is updated with the TCNT_{nH} value when the TCNT_{nL} is read, and TCNT_{nH} is updated with the temporary register value when TCNT_{nL} is written. This allows the CPU to read or write the entire 16-bit counter value within one clock cycle via the 8-bit data bus. It is important to notice that there are special cases of writing to the TCNT_n Register when the counter is counting that will give unpredictable results. The special cases are described in the sections where they are of importance.

TIMER 1 MODES OF OPERATION

Table 15-4. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	TOP	Update of OCR1X at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	BOTTOM
12	1	1	0	0	CTC	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	—	—	—
14	1	1	1	0	Fast PWM	ICR1	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCR1A	BOTTOM	TOP

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

17.9.1 Normal Mode

The simplest mode of operation is the *Normal mode* ($WGMn3:0 = 0$). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value ($MAX = 0xFFFF$) and then restarts from the BOTTOM (0x0000). In normal operation the *Timer/Counter Overflow Flag* ($TOVn$) will be set in the same timer clock cycle as the $TCNTn$ becomes zero. The $TOVn$ Flag in this case behaves like a 17th bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the $TOVn$ Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.

The Input Capture unit is easy to use in Normal mode. However, observe that the maximum interval between the external events must not exceed the resolution of the counter. If the interval between events are too long, the timer overflow interrupt or the prescaler must be used to extend the resolution for the capture unit.

The Output Compare units can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.

NORMAL MODE³

- The simplest AVR Timer mode of operation is the *Normal mode*. Waveform Generation Mode for Timer/Counter 1 (WGM1) bits 3:0 = 0. These bits are located in **Timer/Counter Control Registers A/B** (**TCCR1A** and **TCCR1B**).

Bit	7	6	5	4	3	2	1	0	
(0x80)	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
(0x81)	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- In this mode the **Timer/Counter 1 Register** (TCNT1H:TCNT1L) counts up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value 0xFFFF and then restarts 0x0000.
- There are no special cases to consider in the Normal mode, a new counter value can be written anytime.

Bit	7	6	5	4	3	2	1	0	
(0x85)	TCNT1[15:8]								TCNT1H
(0x84)	TCNT1[7:0]								TCNT1L
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- In normal operation the Timer/Counter Overflow Flag (TOV1) bit located in the **Timer/Counter1 Interrupt Flag Register** (T1FR1) will be set in the same timer clock cycle as the Timer/Counter 1 Register (TCNT1H:TCNT1L) becomes zero. The TOV1 Flag in this case behaves like a 17th bit, except that it is only set, not cleared.

Bit	7	6	5	4	3	2	1	0	
0x16 (0x36)	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	T1FR1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

³ ATmega328P_doc8161.pdf Section 15.9 Modes of Operation

TIMER/COUNTER 1 PRESCALAR

- The clock input to Timer/Counter 1 (TCNT1) can be pre-scaled (divided down) by 5 preset values (1, 8, 64, 256, and 1024).

Table 13-5. Clock Select Bit Description

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	$\text{clk}_{\text{IO}}/1$ (No prescaling)
0	1	0	$\text{clk}_{\text{IO}}/8$ (From prescaler)
0	1	1	$\text{clk}_{\text{IO}}/64$ (From prescaler)
1	0	0	$\text{clk}_{\text{IO}}/256$ (From prescaler)
1	0	1	$\text{clk}_{\text{IO}}/1024$ (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

- Clock Select Counter/Timer 1 (CS1) bits 2:0 are located in Timer/Counter Control Registers B.

Bit	7	6	5	4	3	2	1	0	
(0x81)	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Normal Mode (WGM 1 bits 3:0 = 0000₂)


Bit	7	6	5	4	3	2	1	0	
(0x80)	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
(0x81)	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
0x16 (0x36)	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	TIFR1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	



Table 13-5. Clock Select Bit Description

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	$f_{clkI/O}$ (No prescaling)
0	1	0	$f_{clkI/O}/8$ (From prescaler)
0	1	1	$f_{clkI/O}/64$ (From prescaler)
1	0	0	$f_{clkI/O}/256$ (From prescaler)
1	0	1	$f_{clkI/O}/1024$ (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

TIMER/COUNTER 1 NORMAL MODE – DESIGN EXAMPLE



- In this design example, we want to write a 250 msec delay routine assuming a system clock frequency of 16.000 MHz and a prescale divisor of 64.
- The first step is to discover if our 16-bit Timer/Counter 1 can generate a 250 ms delay.

Variable Definitions

$t_{\text{clk_T1}}$: period of clock input to Timer/Counter1

f_{clk} : AVR system clock frequency

$f_{\text{Tclk_I/O}}$: AVR Timer clock input frequency to Timer/Counter Waveform Generator

How to Calculate Maximum Delay (Normal Mode)

- The largest time delay possible is achieved by setting both TCNT1H and TCNT1L to zero, which results in the overflow flag TOV1 flag being set after $2^{16} = 65,536$ tics of the Timer/Counter1 clock.


$$f_{T1} = f_{\text{Tclk_I/O}}/64, \text{ given } f_{\text{Tclk_I/O}} = f_{\text{clk}} \text{ then } f_{T1} = 16.000 \text{ MHz} / 64 = 250 \text{ KHz}$$

and therefore $T1_{\text{max}} = 65,536 \text{ tics} / 250 \text{ KHz} = 262.14 \text{ msec}$

- Clearly, Timer 1 can generate a delay of 250 msec
- Our next step is to calculate the TCNT1 load value needed to generate a 250 ms delay.

STEP TO CALCULATE TIMER LOAD VALUE (NORMAL MODE)

Problem



Generate a 250 msec delay assuming a clock frequency of 16 MHz and a prescale divisor of 64.

Solution

1. Divide desired time delay by t_{clkT1} where $t_{\text{clkT1}} = 64/f_{\text{clkI/O}} = 64 / 16.000 \text{ MHz} = 4 \mu\text{sec/tic}$

$$250\text{msec} / 4 \mu\text{sec/tic} = 62,500 \text{ tics}$$

short-cut: TCNT1H = high(-62,500) and TCNT1L = low(-62,500)

2. Subtract 65,536 – step 1

$$65,536 - 62,500 = 3,036$$

3. Convert step 2 to hexadecimal.

$$3,036 = 0x0BDC$$

For our example TCNT1H = 0x0B and TCNT1L = 0xDC

POLLING EXAMPLE

```
; -----
; ----- Delay 250ms -----
; Called from main program
; Input: none    Output: none
; no registers are modified by this subroutine
Delay:
    push r16
wait:
    sbis TIFR1, TOV1
    rjmp wait
    sbi TIFR1, TOV1 // clear flag bit by writing a one (1)
    ldi r16,0x0B // load value high byte 0x0B
    sts TCNT1H,r16
    ldi r16,0xDC // load value low byte 0xDC
    sts TCNT1L,r16
    pop r16
    ret
```

