

RTL Design

```
graph TD; A[RTL Design] --> B[FIRRTL Compiler]; B --> C[Signal List];
```

FIRRTL Compiler

Signal Analysis Pass

Signal List