

RTL Design

```
graph TD; A[RTL Design] --> B[FIRRTL Compiler]; B --> C[Signal List]; subgraph B [FIRRTL Compiler]; D[Custom Analysis Pass for Signal Selection]; end
```

FIRRTL Compiler

Custom Analysis Pass
for Signal Selection

Signal List