

rho side (numerator), Q0: seeds SA = 202610061..65 and SB = 831000, every arm, every block



IC side (denominator), Q0, one run per arm per block, one pinned CPU, one thread



$L_A = \overline{\ln \mathrm{rA819}}_{SA} - \ln \mathrm{iA819f}$ (A on the runner)

$L_B = \ln \mathrm{rB770}[831000]_{B\ clock} - \ln \mathrm{iB770c}$ (B on the runner)

$L_B - L_A = \mathrm{rev_rho} + \mathrm{impl_rho} + \mathrm{seed} + \mathrm{boundary} + \mathrm{rev_ic} + \mathrm{prod_ic} + \mathrm{cache}$ exactly, in every block.

Order: Q1, F(w0..3), Q2, F(w4..7), Q3, F(w8..11), Q4, F(w12..15); 35 runs per Q block, 9 per fresh point; 284 runs.

Fresh points (B's 16): rA819, rA770, rB770, rT770 at seeds 830000+w and 202610061+w, and iB770c.