

AMP

In baseline FP32 eager execution, the GPU CUDA cores do all the work. When AMP is enabled, it not only changes the number format, it also changes the compute route to a different piece of silicon that was not used before being Tensor Cores.

RTX 5070 Ti Die – What's Actually Running

WITHOUT AMP (FP32 Baseline):

CUDA Cores (FP32)		← working
Tensor Cores (FP16)		← IDLE
VRAM (GDDR7)	moving 4 bytes per param ← wide loads	

WITH AMP (FP16 on Tensor Cores):

CUDA Cores (FP32)		← mostly idle
Tensor Cores (FP16)		← working
VRAM (GDDR7)	moving 2 bytes per param ← 2× narrower	

how its different

a standard CUDA core performed one multiply-accumulate (MAC) per clock-cycle, however a Tensor Core performs a $4 \times 4 \times 4$ matrix multiply-accumulate in a clock-cycle 64 MACS simultaneously. For the U-Net convolution layers, which are fundamentally matrix multiplications (via `im2col`), this makes it a structural speedup.

CUDA Core (FP32) – 1 clock cycle:

$$a \times b + c = d \quad (1 \text{ MAC})$$

Tensor Core (FP16) – 1 clock cycle:

$$\begin{bmatrix} 4 \times 4 \\ \text{matrix} \\ \text{(FP16)} \end{bmatrix} \times \begin{bmatrix} 4 \times 4 \\ \text{matrix} \\ \text{(FP16)} \end{bmatrix} + \begin{bmatrix} 4 \times 4 \\ \text{FP32} \\ \text{accum.} \end{bmatrix} = \begin{bmatrix} 4 \times 4 \\ \text{FP32} \\ \text{result} \end{bmatrix}$$

(64 MACs simultaneously)

Notice the accumulator stays **FP32**. This is not an accident — it's the central design decision of AMP, and it's why it doesn't destroy your segmentation accuracy.

time complexity change

in the baseline the time to compute a conv layer is dominated by:

$$T_{\text{baseline}} = (\text{FLOPs}) / (\text{CUDA_core_throughput}) + (\text{memory_load_time_FP32})$$

under AMP it becomes:

$$T_{\text{AMP}} = (\text{FLOPs}) / (\text{TensorCore_throughput}) + (\text{memory_load_time_FP16})$$

$\uparrow$
 $\sim 16\text{--}32\times$ faster
 move
 for matmul ops

$\uparrow$
 $2\times$ less data to

metrics (should probably use logged data from training)

Metric	FP32 CUDA Cores	FP16 Tensor Cores
res	Speedup	
Peak compute throughput (sp.)	~ 45 TFLOPS	$\sim 1,406$ TFLOPS
VRAM bytes per parameter	4 bytes	2 bytes
Effective memory BW use (data)	896 GB/s (full)	896 GB/s (half)
PCIe transfer (201MB)	7.3ms (FP32)	3.65ms (FP16)
	$\sim 2\times$	

one thing to note

amp does not naively cast everything to FP16. it uses an autocast context manager that applies a precision policy for every kind of operation.

`torch.autocast('cuda')` precision policy:


Operation Type	Precision	Reason
<code>nn.Conv2d</code>	FP16	← Tensor Core eligible, matmul-heavy
<code>nn.Linear</code>	FP16	← Tensor Core eligible

<code>nn.BatchNorm2d</code>	FP32	← Numerically sensitive, needs range
<code>torch.cat()</code> (skip conn)	FP32	← Accumulation – precision required
Loss computation	FP32	← Cannot afford rounding in gradients
Softmax	FP32	← <code>exp()</code> unstable in FP16

contention and synchronization overheads under amp

Amp introduces a new synchronization cost that isn't included in the baseline:
dtype casting at precision boundaries.

AMP Execution Timeline – One Encoder Block:



this happens whenever an execution crosses a precision boundary `fp16 → fp32` or vice versa the CUDA runtime has to:

flush the tensor core pipeline, issue the cast kernel, resume in new precision

for the U-Net, each of the skip connections requires a cross precision form `fp16` to `fp32`, requiring 4 additional cast kernels per forward pass that the baseline didn't have to worry about.

There is also the **GradScaler synchronization overhead**, AMP requires loss scaling to prevent FP16 gradient underflow:

GradScaler **Workflow** (per training step):

- ① Scale loss upward: $\text{loss} \times \text{scale_factor}$ (prevents underflow)
- ② Backward pass in FP16
- ③ Unscale gradients: $\text{grad} / \text{scale_factor}$
- ④ Check for Inf/NaN: $\leftarrow$ synchronization barrier – CPU must read GPU result
- ⑤ If clean $\rightarrow$ optimizer.step()
If overflow $\rightarrow$ skip step, reduce scale_factor

On the PCIe 4.0 x16 link, this device-to-host (D2H) readback — even for a single scalar — triggers a pipeline flush.