EN.520.216 Homework 4

LJ Gonzales

March 2023

Problem 1 1.

 $\begin{array}{ll} \textbf{Problem 2} & 1. \ V_d = V_{dd} - I_{ds} R_1 \ \text{where} \ I_{ds} = \frac{k'W}{2L} (V_{gs} - V_T)^2 (1 + \lambda V_{ds}), \\ \text{assuming saturation mode. We have} \ V_{gs} = V_g - V_s = \frac{10K*V_{dd}}{20K} - (I_{ds}*1K) = \\ 0.9 - 1000 I_{ds}, \ \text{and} \ V_{ds} = V_d - V_s = V_{dd} - 2000 I_{ds} - (1000 I_{ds}) = 1.8 - 3000 I_{ds}. \\ \text{We then have} \ I_{ds} = \frac{171}{2} \big(0.9 - 1000 I_{ds} - 0.5 \big)^2 \big(1 + 0.09 \big(1.8 - 3000 I_{ds} \big) \big). \end{array}$

Solving graphically, this third degree polynomial has three solutions: at $x \approx 397.9 \mu A$, $x \approx 402.1 \mu A$, $x \approx 4303 \mu A$.

The latter one would imply that the output voltage V_d is -6.806V, which is outside the available swing. On the other hand, using $x = 397.9\mu A$ and $402.1\mu A$ gives 1.0042 and 0.9958V, respectively, both of which seem possible.

To confirm whether the assumption of saturation was correct, we need to verify $V_d \ge V_g - V_T$. We have $V_g - V_T = 0.9 - 0.5 = 0.4$: the inequality is satisfied for both remaining cases.

- 2. $V_G = \frac{10KVdd}{10K + 10K} = 0.9V$.
- 3. $V_S = 1000 I_{DS} = 0.3979 V$, using the first potential value of I_{ds} as found previously.
- 4. We let $I_D = 397.4\mu A$, albeit with little justification over the other.
- 5. $g_m = \frac{dI_{ds}}{dV_{gs}} = \frac{2I_d}{V_{gs} V_T}$ in simplified form. This is $\frac{2*397.9\mu}{0.9 0.3979 0.5} \approx 378.952 \text{mA/V}$.
- 6. $r_o = \frac{dId_s}{dV_{ds}} = \frac{d}{dV_{ds}} \frac{k'W}{2L} (V_{gs} V_t)^2 (1 + \lambda V_{ds}) = \frac{\lambda I_d}{1 + \lambda V_{ds}} = \frac{0.09*397.4\mu}{1 + 0.09*(1.0042 0.3979)} = 33.92\mu A/V$.

Problem 3 1. In a transistor model where we can't ignore body effects, we have $V_T = V_{To} + \gamma (\sqrt{-V_{bs} + 2\phi} - \sqrt{2\phi})$. This can be derived from the expression defining the parameters that contribute to the creation of the n channel. We have forced our transistor to ground, so $V_{bs} = -V_s$ or, $V_s = -2\phi + (\frac{V_t - V_{to}}{\gamma} + \sqrt{2\phi})^2$, from which we know $2\phi = 0.9$, $V_t - V_{to} = 0.2$. This gives us $V_s = 1.04V$

- 2. If the current element shown is a current source, it cannot create a voltage at the gate on its own: the relationship is one-way only. If it is an ammeter, however, we can first assume saturation and solve $100\mu = \frac{k'W}{2L}(V_g-1.04-0.7)^2$ from the saturation equation with no lambda. Plugging in our knowns, $V_g=1.74+\sqrt{\frac{100\mu*2}{171\mu}}$. We do not have a -(square root) possibility since we assume $V_{gs}>V_t$. We then have $V_g=2.82V$. This is consistent with the assumption $V_d\geq V_g-V_T$, where the LHS is 3, and the RHS 2.12
- 3. With little changes to the above, we have $V_g=1.74+\sqrt{\frac{100\mu*2*2}{171\mu}}=3.27V$. This is still consistent with the saturation assumption since the RHS is still 0.43V below the LHS.
- **Problem 4** 1. The layout view defines the physical spacial placement of layers to be created by the manufacturing process. The extraction automatically associates the schematic nets to the layout nets, which is necessary to simulate the behavior of the layout.
 - 2. The DRC makes sure that no foundry design rules (min spacing and size of layers) are violated in the layout draft. The LVS takes the final layout iteration and makes sure that all the components in the schematic match the ones created in the layout. Typically, you would run the LVS once the DRC already checks out.
 - 3. The extracted and schematic simulation outputs might be the same, if the designer created a similar geometry than the default one used by the library. However there might be small differences in its behavior (i.e in switching speed if we make the transistor width very wide, for example).




Figure 1: Transient analysis with sinusoidal input (separate y axes)

4. (a) The input has amplitude 100mV, and the output 17mV and 180 degrees out of phase, so $A=-0.17.\,$




Figure 2: AC Analysis (output shown on separate axis)

- (b) The pole seen at the output is primarily the result of the voltage divider at the input, R1||R2| in series with the frequency-dependent load Z_{C1} .
- (c) Vin is constant throughout the sweep, which makes sense because it is the controlled voltage (amplitude 100mV) As for Vg, it matches Vin only when the frequency is high enough that the capacitor acts as a short: in lower frequency regimes, it approaches 0 as $R1||R2| < Z_{cap}$. Vo is then a replica of Vg scaled by the absolute value of the gain, ≈ 0.17 .