

```
module pipeline_mips(
    input clk, reset,
    input [31:0] instrF,
    input [31:0] readdataM,
    output [31:0] pcF,
    output memwriteM,
    output [31:0] aluoutM, writedataM);
    logic [5:0] opD, functD;
    logic regdstE, alusrcE, pccsrcD,
        memtoregE, memtoregM, memtoregW, regwriteE, regwriteM, regwriteW;
    logic [5:0] alucontrolE;
    logic flushE, equalD, branchD, jumpD, zeroextendD;
```

```

    controller c(clk, reset, opD, functD, flushE, equalD,
        mentoregE, mentoregM, mentoregW, memwriteM, psrcD, branchD,
        alusrcE, regdstE, regwriteE, regwriteM, regwriteW, jumpD,
        zeroextendD, alucontrolE);
    datapath dp(clk, reset, mentoregE, mentoregM, mentoregW, psrcD, branchD,
        alusrcE, regdstE, regwriteE, regwriteM, regwriteW, jumpD,
        zeroextendD, alucontrolE, readdataM, instrF,
        equalD, pcF,
        aluoutM, writedataM,
        opD, functD, flushE);
endmodule

//module for the control unit of the pipeline processor
module controller( input logic clk, reset,
    input logic [5:0] opD, functD,
    input logic flushE, equalD,
    output logic mentoregE, mentoregM, mentoregW, memwriteM,
    output logic psrcD, branchD, alusrcE,
    output logic regdstE, regwriteE, regwriteM, regwriteW,
    output logic jumpD,
    output logic zeroextendD,
    output logic [5:0] alucontrolE);

    logic [3:0] aluopD;
    logic      memwriteD, alusrcD, regdstD, regwriteD, memwriteE;
    logic [5:0] alucontrolD;
    // main decoder
    maindec md( opD, mentoregD, memwriteD, branchD, alusrcD, regdstD,
        regwriteD, jumpD, zeroextendD, aluopD);
    // alu decoder
    aludec ad(functD, aluopD, alucontrolD);
    // check for branch
    assign psrcD = branchD & equalD;
    // register between Decode and Execute stages
    floprc #(11) regE(clk, reset, flushE,
        {mentoregD, memwriteD, alusrcD, regdstD, regwriteD, alucontrolD},
        {mentoregE, memwriteE, alusrcE, regdstE, regwriteE, alucontrolE});
    // register between Execute and Memory stages
    flopr #(3) regM(clk, reset,
        {mentoregE, memwriteE, regwriteE},

```

```

    {mentoregM, memwriteM, regwriteM});
    // register between Memory and Writeback stages
    flopr #(2) regW(clk, reset,
    {mentoregM, regwriteM},{mentoregW, regwriteW});
endmodule

//module for the DataPath of the processor
module datapath(input logic clk, reset,
    input logic mentoregE, mentoregM, mentoregW,
    input logic psrcD, branchD,
    input logic alusrcE, regdstE,
    input logic regwriteE, regwriteM, regwriteW,
    input logic jumpD,
    input logic zeroextendD,
    input logic [5:0] alucontrolE,
    input logic [31:0] readdataM,
    input logic [31:0] instrF,
    output logic equalD,
    output logic [31:0] pcF,
    output logic [31:0] aluoutM, writedataM,
    output logic [5:0] opD, functD,
    output logic flushE);
    logic forwardaD, forwardbD;
    logic [1:0] forwardaE, forwardbE;
    logic stallF, stallD;
    logic [4:0] rsD, rtD, rdD, rsE, rtE, rdE;
    logic [4:0] writeregE, writeregM, writeregW;
    logic brjflush;
    logic [31:0] pcnextFD, pcnextbrFD, pcplus4F, pcbranchD;
    logic [31:0] signimmD, signimmE, signimmshD;
    logic [31:0] srcaD, srca2D, srcaE, srca2E;
    logic [31:0] srcbD, srcb2D, srcbE, srcb2E, srcb3E;
    logic [31:0] pcplus4D, instrD;
    logic [31:0] aluoutE, aluoutW;
    logic aluoverflowE;
    logic [31:0] readdataW, resultW;
    // Hazard Unit
    hazard haz( rsD, rtD, rsE, rtE, writeregE, writeregM, writeregW,
    regwriteE, regwriteM, regwriteW,

```

```

        memtoregE, memtoregM, branchD,
        forwardaD, forwardbD, forwardaE, forwardbE,
        stallF, stallD, flushE);

// next PC logic
mux2 #(32) pcbrmux(pcplus4F, pcbranchD, pcsrcD, pcnextbrFD);
mux2 #(32) pcmux(pcnextbrFD,{pcplus4D[31:28], instrD[25:0], 2'b00},
        jumpD, pcnextFD);

// register file -used in decode and writeback
regfile rf(clk, regwriteW, rsD, rtD, writeregW,
        resultW, srcaD, srcbD);

//Fetch stage logic
flopenr #(32) pcreg(clk, reset, ~stallF, pcnextFD, pcF);
// add 4 to PC
adder pcadd1(pcF, 32'b100, pcplus4F);
// Decode stage
// Decode stage register (upper part)
flopenrc #(32) r2D(clk, reset, ~stallD, brjflush, instrF, instrD);
// Decode stage register (lower part)
flopenr #(32) r1D(clk, reset, ~stallD, pcplus4F, pcplus4D);
// sign extend immediate value
signext se(instrD[15:0], zeroextendD, signimmD);
// shift left immediate value by 2
sl2 immsh(signimmD, signimmshD);
// add 2 to PC sign extended and shifted immediate value -branch
adder pcadd2(pcplus4D, signimmshD, pcbranchD);
// forwarding mux's
mux2 #(32) forwardadmux(srcaD, aluoutM, forwardaD, srca2D);
mux2 #(32) forwardbdmux(srcbD, aluoutM, forwardbD, srcb2D);
// branch prediction
eqcmp comp(srca2D, srcb2D, equalD);
// get op code (6 bit)
assign opD = instrD[31:26];
// get function code (6 bit)
assign functD = instrD[5:0];
// get source register (5 bit)
assign rsD = instrD[25:21];
// get target register (5 bit)
assign rtD = instrD[20:16];

```

```

// get destination register (5 bit)
assign rdD = instrD[15:11];
// flush D latch if branch or jump
assign brjflush = pcsrcD | jumpD;
//-- Execute stage ---
// latch E
floprrc #(32) r1E(clk, reset, flushE, srcaD, srcaE);
floprrc #(32) r2E(clk, reset, flushE, srcbD, srcbE);
floprrc #(32) r3E(clk, reset, flushE, signimmD, signimmE);
floprrc #(5) r4E(clk, reset, flushE, rsD, rsE);
floprrc #(5) r5E(clk, reset, flushE, rtD, rtE);
floprrc #(5) r6E(clk, reset, flushE, rdD, rdE);
// forwarding mux's
mux3 #(32) forwardaemux(srcaE, resultW, aluoutM, forwardaE, srca2E);
mux3 #(32) forwardbemux(srcbE, resultW, aluoutM, forwardbE, srcb2E);
// ALU B source selector
mux2 #(32) srcbmux(srcb2E, signimmE, alusrcE, srcb3E);
// ALU
Alu alu(srca2E, srcb3E, alucontrolE, aluoutE, aluoverflowE);
// Write register (rt or rd)
mux2 #(5) wrmux(rtE, rdE, regdstE, writeregE);
//-- Memory stage ---
// latch M
floprr #(32) r1M(clk, reset, srcb2E, writedataM);
floprr #(32) r2M(clk, reset, aluoutE, aluoutM);
floprr #(5) r3M(clk, reset, writeregE, writeregM);
//-- Writeback stage ---
// latch W
floprr #(32) r1W(clk, reset, aluoutM, aluoutW);
floprr #(32) r2W(clk, reset, readdataM, readdataW);
floprr #(5) r3W(clk, reset, writeregM, writeregW);
// result selector (from ALU or Memory)
mux2 #(32) resmux(aluoutW, readdataW, memtoregW, resultW);
endmodule

// adder
module adder( input logic [31:0] a, b,
              output logic [31:0] y);
    assign y = a + b;

```

```

endmodule

// branch prediction comparator
module eqcmp( input logic [31:0] a, b,
              output logic eq);
    always_comb
        if( a==b) eq = 1;
        else eq = 0;
endmodule

// shift left 2 bits
module sl2(input logic [31:0] a,
           output logic [31:0] y);
    // shift left 2 bits
    assign y = {a[29:0], 2'b00};
endmodule

// extend sign of immediate value to 32 bits
module signext(input logic [15:0] a,
               input logic zero,
               output logic [31:0] y);
    assign y = zero ? {16'b0, a} : {{16{a[15]}} , a};
endmodule

//latch
module flopr #(parameter WIDTH = 8)(
    input logic clk, reset,
    input logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q);
    always @(posedge clk, posedge reset)
        if (reset) q <= 0;
        else      q <= d;
endmodule

// latch with clear
module floprc #(parameter WIDTH = 8)(
    input logic clk, reset, clear,
    input logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q);
    always @(posedge clk, posedge reset)
        if (reset) q <= 0;
        else if (clear) q <= 0;
        else q <= d;
endmodule

```

```

endmodule

// latch with enable
module flopenr #(parameter WIDTH = 8)(
    input logic clk, reset,
    input logic en,
    input logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q);
    always @(posedge clk, posedge reset)
        if (reset) q <= 0;
        else if (en) q <= d;
endmodule

// latch with enable and clear
module flopenrc #(parameter WIDTH = 8)(
    input logic clk, reset,
    input logic en, clear,
    input logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q);
    always @(posedge clk, posedge reset)
        if (reset) q <= 0;
        else if (clear) q <= 0;
        else if (en) q <= d;
endmodule

// 2 input multiplexer
module mux2 #(parameter WIDTH = 8)(
    input logic [WIDTH-1:0] d0, d1,
    input logic s,
    output logic [WIDTH-1:0] y);
    assign y = s ? d1 : d0;
endmodule

// 3 input multiplexer
module mux3 #(parameter WIDTH = 8)(
    input logic [WIDTH-1:0] d0, d1, d2,
    input logic [1:0] s,
    output logic [WIDTH-1:0] y);
    assign y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule

// 4 input multiplexer
module mux4 #(parameter WIDTH = 8)(

```

```

    input logic [WIDTH-1:0] d0, d1, d2, d3,
    input logic [1:0] s,
    output logic [WIDTH-1:0] y);
    assign y = s[2] ? d3 : (s[1] ? d2 : (s[0] ? d1 : d0));
endmodule

//main decoder
module maindec(input logic [5:0] op,
               output logic memtoreg, memwrite,
               output logic branch, alusrc,
               output logic regdst, regwrite,
               output logic jump,
               output logic zeroextend,
               output logic [3:0] aluop);
    logic [11:0] controls;
    assign {regwrite, regdst, alusrc, branch, memwrite, memtoreg,
           jump, zeroextend, aluop} = controls;
    always @(*)
        case(op)
            6'b000000: controls = 12'b11000000_1111; //Rtype
            6'b000010: controls = 12'b00000010_0000; //J
            6'b000100: controls = 12'b00010000_0001; //BEQ
            6'b001000: controls = 12'b10100000_0000; // ADDI
            6'b001001: controls = 12'b10100000_0000; // ADDIU
            6'b001010: controls = 12'b10100000_0010; // SLTI
            6'b001100: controls = 12'b10100001_0100; // ANDI
            6'b001101: controls = 12'b10100001_0101; // ORI
            6'b001110: controls = 12'b10100001_0110; // XORI
            6'b001111: controls = 12'b10100001_0111; // LUI
            6'b100011: controls = 12'b10100100_0000; //LW
            6'b101011: controls = 12'b00101000_0000; //SW
            default: controls = 12'bxxxxxxxxxx; // unknown instruction
        endcase
endmodule

module aludec(input logic [5:0] funct,
              input logic [3:0] aluop,
              output logic [5:0] alucontrol);
    always @(*)
        case(aluop)

```



```

4'b0000: alucontrol = 6'b0_00010; // ADDI
4'b0001: alucontrol = 6'b1_00010; // SUBI
4'b0010: alucontrol = 6'b1_00011; // SLTI
4'b0100: alucontrol = 6'b0_00000; // ANDI
4'b0101: alucontrol = 6'b0_00001; // ORI
4'b0110: alucontrol = 6'b0_00100; // XORI
4'b0111: alucontrol = 6'b0_00110; // LUI
    4'b1111: case(func) // RTYPE
        6'b100000: alucontrol = 6'b0_00010; // ADD
        6'b100001: alucontrol = 6'b0_00010; // ADDU
        6'b100010: alucontrol = 6'b1_00010; // SUB
        6'b100011: alucontrol = 6'b1_00010; // SUBU
        6'b100100: alucontrol = 6'b0_00000; // AND
        6'b100101: alucontrol = 6'b0_00001; // OR
        6'b100110: alucontrol = 6'b0_00100; // XOR
        6'b100111: alucontrol = 6'b0_00101; // NOR
        6'b101010: alucontrol = 6'b1_00011; // SLT
        default: begin
            alucontrol = 6'bxxxxxx; // ??? unknown function
        end
    endcase
endcase
endmodule

module regfile(input logic clk,
               input logic we3,
               input logic [4:0] ra1, ra2, wa3,
               input logic [31:0] wd3,
               output logic [31:0] rd1, rd2);

    logic [31:0] rf[31:0];
    // three ported register file
    // read two ports combinationaly
    // write third port on rising edge of clock
    // register 0 hardwired to 0
    always_ff @(negedge clk)
        if (we3) rf[wa3] <= wd3;
    assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
    assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
endmodule

```

```

// Hazard Unit
module hazard( input logic [4:0] rsD, rtD, rsE, rtE,
               input logic [4:0] writeregE, writeregM, writeregW,
               input logic      regwriteE, regwriteM, regwriteW,
               input logic      mentoregE, mentoregM, branchD,
               output logic      forwardaD, forwardbD,
               output logic [1:0] forwardaE, forwardbE,
               output logic      stallF, stallD, flushE);

    logic lwstallD, branchstallD;

    // forwarding sources to D stage (branch equality)
    assign forwardaD = ((rsD != 0) & (rsD == writeregM) & regwriteM);
    assign forwardbD = ((rtD != 0) & (rtD == writeregM) & regwriteM);
    // forwarding sources to E stage (ALU)
    always @(*)
        begin
            if( (rsE != 0) & (rsE == writeregM) & regwriteM ) forwardaE = 2'b10;
            else if( (rsE != 0) & (rsE == writeregW) & regwriteW ) forwardaE = 2'b01;
            else forwardaE = 2'b00;
        end
    always @(*)
        begin
            if( (rtE != 0) & (rtE == writeregM) & regwriteM ) forwardbE = 2'b10;
            else if( (rtE != 0) & (rtE == writeregW) & regwriteW ) forwardbE = 2'b01;
            else forwardbE = 2'b00;
        end
    end

    // stalls
    assign lwstallD = ( (rsD == rtE) | (rtD == rtE) ) & mentoregE;
    assign branchstallD = branchD &
        (regwriteE & (writeregE == rsD | writeregE == rtD) |
         mentoregM & (writeregM == rsD | writeregM == rtD));
    assign stallD = lwstallD | branchstallD;
    assign stallF = stallD; // stalling D stalls all previous stages
    assign flushE = stallD; // stalling D flushes next stage
endmodule

module top(input logic      clk, reset,
           output logic [31:0] writedataM, dataadr,
           output logic      memwriteM);

    logic [31:0] readdataM, pcF, instrF;

```



```

// microprocessor (control & datapath)
pipeline_mips mips( clk, reset, instrF, readdataM, pcF, memwriteM, dataadr, writedataM );

// memory
imem imem(pcF[7:2], instrF);
dmem dmem(clk, memwriteM, dataadr, writedataM, readdataM);
endmodule

```

5. Simulation waveforms




6. #cycles to complete program is 24 in testbench above, as predicted in the prelab. # instructions is 16, therefore, $CPI = 24/16 = 1.5$
7. Steady state CPI of program in case of a continuous loop (jump back in main) after sw. Sw does is not dependent on other registers, thus the decode to writeback stages can happen in situ with other programs, making the total number of instructions executed in 24 cycles be 20. Thus, $CPI = 24/20 = 1.2$

8. Assembly code and machine code added to test the forwarding and stalls. The previously untested case was a lw instruction.

Assembly	Machine code
lw t4, 0x04(t1)	8D2C0004
or t5, t4, t2	018A6825

9. Simulation waveforms of tested forward and stalls



Stalling shown in pcF = 0x30 after the lw instruction in pcF = 0x2C. The processor stalls one stage for the \$t4 from lw memory stage to be available for the or instruction. Lw stall asserted, the forwarding done.

10. Pipeline is functional for all the test cases tested here.

Cycle	Reset	IF	ID	EX	MEM	WB
1	1	addi \$2, \$0, 5	nop	nop	nop	nop
2	0	addi \$3, \$0, 12	addi \$2, \$0, 5	nop	nop	nop
3	0	addi \$7, \$3, -9	addi \$3, \$0, 12	addi \$2, \$0, 5	nop	nop
4	0	or \$4, \$7, \$2	addi \$7, \$3, -9	addi \$3, \$0, 12	addi \$2, \$0, 5	nop
5	0	and \$5, \$3, \$4	or \$4, \$7, \$2	addi \$7, \$3, -9	addi \$3, \$0, 12	addi \$2, \$0, 5
6	0	add \$5, \$5, \$4	and \$5, \$3, \$4	or \$4, \$7, \$2	addi \$7, \$3, -9	addi \$3, \$0, 12
7	0	beq \$5, \$7, end	add \$5, \$5, \$4	and \$5, \$3, \$4	or \$4, \$7, \$2	addi \$7, \$3, -9
8	0	slt \$4, \$3, \$4	beq \$5, \$7, end	add \$5, \$5, \$4	and \$5, \$3, \$4	or \$4, \$7, \$2
9	0	slt \$4, \$3, \$4	beq \$5, \$7, end	nop	add \$5, \$5, \$4	and \$5, \$3, \$4
10	0	beq \$4, \$0, around	slt \$4, \$3, \$4	beq \$5, \$7, end	nop	add \$5, \$5, \$4
11	0	addi \$5, \$0, 0	beq \$4, \$0, around	slt \$4, \$3, \$4	beq \$5, \$7, end	nop
12	0	addi \$5, \$0, 0	beq \$4, \$0, around	nop	slt \$4, \$3, \$4	beq \$5, \$7, end
13	0	slt \$4, \$7, \$2	nop	beq \$4, \$0, around	nop	slt \$4, \$3, \$4
14	0	add \$7, \$4, \$5	slt \$4, \$7, \$2	nop	beq \$4, \$0, around	nop
15	0	sub \$7, \$7, \$2	add \$7, \$4, \$5	slt \$4, \$7, \$2	nop	beq \$4, \$0, around
16	0	sw \$7, 68(\$3)	sub \$7, \$7, \$2	add \$7, \$4, \$5	slt \$4, \$7, \$2	nop
17	0	lw \$2, 80(\$0)	sw \$7, 68(\$3)	sub \$7, \$7, \$2	add \$7, \$4, \$5	slt \$4, \$7, \$2
18	0	j end	lw \$2, 80(\$0)	sw \$7, 68(\$3)	sub \$7, \$7, \$2	add \$7, \$4, \$5
19	0	addi \$2, \$0, 1	j end	lw \$2, 80(\$0)	sw \$7, 68(\$3)	sub \$7, \$7, \$2
20	0	sw \$2, 84(\$0)	nop	j end	lw \$2, 80(\$0)	sw \$7, 68(\$3)
21	0		sw \$2, 84(\$0)	nop	j end	lw \$2, 80(\$0)
22	0			sw \$2, 84(\$0)	nop	j end
23	0				sw \$2, 84(\$0)	nop
24	0					sw \$2, 84(\$0)

Table 1. Expected Instruction Trace

Note: The number of included cycles is not necessarily the number of expected cycles

Cycle	Reset	PCF	brjflush	forwardAE	forwardBE	forwardAD	forwardBD	branchstall	lwstall
1	1	0x00	0	00	00	0	0	0	0
2	0	0x04	0	00	00	0	0	0	0
3	0	0x08	0	00	00	0	0	0	0
4	0	0x0C	0	00	00	0	0	0	0
5	0	0x10	0	10	00	0	0	0	0
6	0	0x14	0	10	00	0	0	0	0
7	0	0x18	0	00	10	0	1	0	0
8	0	0x1C	0	10	01	1	0	1	0
9	0	0x1C	0	00	00	1	0	0	0
10	0	0x20	0	01	01	0	0	0	0
11	0	0x24	0	00	00	0	0	1	0
12	0	0x24	1	00	00	1	0	0	0
13	0	0x28	0	01	00	0	0	0	0
14	0	0x2C	0	00	00	0	0	0	0
15	0	0x30	0	00	00	0	0	0	0
16	0	0x34	0	10	00	0	0	0	0
17	0	0x38	0	10	00	0	1	0	0
18	0	0x3C	0	10	10	0	0	0	0
19	0	0x40	1	00	00	0	0	0	0
20	0	0x44	0	00	00	0	0	0	0
21	0	0x48	0	00	00	0	0	0	0
22	0	0x4C	0	00	00	0	0	0	0
23	0	0x50	0	00	00	0	0	0	0
24	0	0x54	0	00	00	0	0	0	0

Table 2. Expected Forward and Stall Signal