

DRAM MODULE

MT8D432(X) MT16D832(X)

For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/datasheets

FEATURES

- JEDEC- and industry-standard pinout in a 72-pin, single in-line memory module (SIMM)
- 16MB (4 Meg x 32) and 32MB (8 Meg x 32)
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE (FPM) access or Extended Data-Out (EDO) PAGE MODE access

MARKING
-5**
-6
M
G
None
X

^{**}EDO version only

PART NUMBERS

EDO Operating Mode

PART NUMBER	CONFIGURATION	PLATING
MT8D432G- x X	4 Meg x 32	Gold
MT8D432M- x X	4 Meg x 32	Tin/Lead
MT16D832G-x X	8 Meg x 32	Gold
MT16D832M-x X	8 Meg x 32	Tin/Lead

x = speed

FPM Operating Mode


PART NUMBER	CONFIGURATION	PLATING
MT8D432G-x	4 Meg x 32	Gold
MT8D432M-x	4 Meg x 32	Tin/Lead
MT16D832G-x	8 Meg x 32	Gold
MT16D832M-x	8 Meg x 32	Tin/Lead

x = speed

PIN ASSIGNMENT (Front View)

72-Pin SIMM

4 Meg x 32 8 Meg x 32



PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	19	A10	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0#	58	DQ29
5	DQ18	23	DQ22	41	CAS2#	59	VDD
6	DQ3	24	DQ7	42	CAS3#	60	DQ30
7	DQ19	25	DQ23	43	CAS1#	61	DQ14
8	DQ4	26	DQ8	44	RAS0#	62	DQ31
9	DQ20	27	DQ24	45	NC/RAS1#*	63	DQ15
10	VDD	28	A7	46	NC	64	DQ32
11	NC	29	NC (A11)	47	WE#	65	DQ16
12	A0	30	VDD	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC/RAS3#*	51	DQ10	69	PRD3
16	A4	34	RAS2#	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

^{*32}MB version only

NOTE: Symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.

KEY TIMING PARAMETERS

EDO Operating Mode

SPEED	^t RC	^t RAC	^t PC	^t AA	^t CAC	^t CAS
-5	84ns	50ns	20ns	25ns 13ns		8ns
-6	104ns	60ns	25ns	30ns	15ns	10ns

FPM Operating Mode

SPEED	^t RC	^t RAC	^t PC	^t AA	^t CAC	^t RP
-6	110ns	60ns	35ns	30ns	15ns	40ns



GENERAL DESCRIPTION

The MT8D432(X) and MT16D832(X) are randomly accessed, 16MB and 32MB solid-state memories organized in a x32 configuration. During READ or WRITE cycles, each bit is uniquely addressed through 22 address bits that are entered 11 bits (A0-A10) at a time. RAS# is used to latch the first 11 bits and CAS# the latter 11 bits. READ and WRITE cycles are selected with the WE# input. A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of CAS#. Since WE# goes LOW prior to CAS# going LOW, the output pin(s) remain open (High-Z) until the next CAS# cycle.

FAST PAGE MODE

FAST-PAGE-MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST-PAGE-MODE cycle is always initiated with a row address strobed in by RAS#, followed by a column address strobed in by CAS#. Additional columns may be accessed by providing valid column addresses, strobing CAS# and holding RAS# LOW, thus executing faster memory cycles. Returning RAS# HIGH terminates the FAST-PAGE-MODE operation.

EDO PAGE MODE

EDO PAGE MODE, designated by the "X" version, is an accelerated FAST-PAGE-MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# goes back HIGH. EDO provides for CAS#

JEDEC-DEFINED PRESENCE-DETECT – MT8D432(X) (16MB)

SYMBOL	PIN	-5*	-6
PRD1	67	Vss	Vss
PRD2	68	NC	NC
PRD3	69	Vss	NC
PRD4	70	Vss	NC

precharge time (^tCP) to occur without the output data going invalid. This elimination of CAS# output control provides for pipelined READs.

FAST-PAGE-MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO operates like FAST-PAGE-MODE READs, except data will be held valid or become valid after CAS# goes HIGH, as long as RAS# and OE# are held LOW. (Refer to the MT4C4M4E8 DRAM data sheet for additional information on EDO functionality.)

REFRESH

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS# HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# REFRESH cycle (RAS#-ONLY, CBR or HIDDEN) so that all 2,048 combinations of RAS# addresses are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic RAS# addressing.

x16 CONFIGURATION

For x16 applications, the corresponding DQ and CAS# pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0# to CAS2# and CAS1# to CAS3#). Each RAS# is then a bank select for the x16 memory organization.


JEDEC-DEFINED PRESENCE-DETECT – MT16D832(X) (32MB)

SYMBOL	PIN	-5*	-6
PRD1	67	NC	NC
PRD2	68	Vss	Vss
PRD3	69	Vss	NC
PRD4	70	Vss	NC

^{*}EDO version only




FUNCTIONAL BLOCK DIAGRAM MT8D432(X) (16MB)





FUNCTIONAL BLOCK DIAGRAM MT16D832(X) (32MB)



NOT RECOMMENDED FOR NEW DESIGNS



4, 8 MEG x 32 DRAM SIMMs

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1) $(VDD = +5V \pm 10\%)$

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE		VDD	4.5	5.5	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs		Vih	2.4	V _{DD} + 1	V	
INPUT LOW VOLTAGE: Logic 0; All inputs		VIL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT:	RAS0#-RAS3#	lı1	-8	8	μΑ	
Any input 0V ≤ VIN ≤ 5.5V	A0-A10, WE#	lı2	-32	32	μΑ	23
(All other pins not under test = 0V)	CAS0#-CAS3#	Ііз	-8	8	μΑ	23
OUTPUT LEAKAGE CURRENT: (DQ is disabled; $0V \le Vout \le 5.5V$)	DQ1-DQ32	loz	-10	10	μΑ	23
OUTPUT LEVELS:		Vон	2.4	_	V	
Output High Voltage (IOUT = -5mA) Output Low Voltage (IOUT = 4.2mA)		Vol	_	0.4	V	



Icc SPECIFICATIONS AND CONDITIONS

(Notes: 1, 5, 6) $(V_{DD} = +5V \pm 10\%)$

10. 1, 3, 0) (VDD = +3V ±10/0)			M	AX		
PARAMETER/CONDITION	SYMBOL	SIZE	-5*	-6	UNITS	NOTES
STANDBY CURRENT: FAST PAGE MODE (TTL) (RAS# = CAS# = VIH)	lcc1	16MB 32MB	-	16 32	mA	
STANDBY CURRENT: EDO PAGE MODE (TTL) (RAS# = CAS# = VIH)	lcc2	16MB 32MB	8 16	8 16	mA	
STANDBY CURRENT: (CMOS) (RAS# = CAS# = other inputs = VDD - 0.2V)	lcc3	16MB 32MB	4 8	4 8	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	lcc4	16MB 32MB	1,120 1,128	1,040 1,048	mA	3, 22
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS# = VIL, CAS#, address cycling: ^t PC = ^t PC [MIN]	lcc5	16MB 32MB	_ _	800 816	mA	3, 22
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS# = VIL, CAS#, address cycling: ^t PC = ^t PC [MIN])	lcc6 (X only)	16MB 32MB	880 888	800 808	mA	3, 22
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = ViH: ^t RC = ^t RC [MIN])	lcc7	16MB 32MB	1,120 1,128	1,040 1,048	mA	3, 22
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	Icc8	16MB 32MB	1,120 1,128	1,040 1,048	mA	3, 4

^{*}EDO version only

CAPACITANCE

CAPACITANCE		M	AX		
PARAMETER	SYMBOL	16MB	32MB	UNITS	NOTES
Input Capacitance: A0-A10	C _I 1	48	95	рF	2
Input Capacitance: WE#	Cı2	64	127	рF	2
Input Capacitance: RAS0#-RAS3#	Сіз	32	32	рF	2
Input Capacitance: CAS0#-CAS3#	Cı4	16	32	рF	2
Input/Output Capacitance: DQ1-DQ32	Сю	10	16	рF	2



FAST PAGE MODE AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($VDD = +5V \pm 10\%$)

AC CHARACTERISTICS - FAST PAGE MODE OPTION			-6		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Access time from column address	^t AA		30	ns	
Column-address hold time (referenced to RAS#)	^t AR	45		ns	
Column-address setup time	^t ASC	0		ns	
Row-address setup time	^t ASR	0		ns	
Access time from CAS#	^t CAC		15	ns	
Column-address hold time	^t CAH	10		ns	
CAS# pulse width	^t CAS	15	10,000	ns	
CAS# hold time (CBR Refresh)	^t CHR	10		ns	4
CAS# to output in Low-Z	^t CLZ	3		ns	21
CAS# precharge time	^t CP	10		ns	13
Access time from CAS# precharge	^t CPA		35	ns	
CAS# to RAS# precharge time	^t CRP	5		ns	
CAS# hold time	^t CSH	60		ns	
CAS# setup time (CBR Refresh)	^t CSR	5		ns	4
WRITE command to CAS# lead time	^t CWL	15		ns	
Data-in hold time	t _{DH}	10		ns	18
Data-in setup time	^t DS	0		ns	18
Output buffer turn-off delay	^t OFF	3	15	ns	17, 21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		ns	-
Access time from RAS#	^t RAC		60	ns	
RAS# to column-address delay time	^t RAD	15		ns	15
Row-address hold time	^t RAH	10		ns	
RAS# pulse width	^t RAS	60	10,000	ns	
RAS# pulse width (FAST PAGE MODE)	^t RASP	60	125,000	ns	
Random READ or WRITE cycle time	^t RC	110		ns	
RAS# to CAS# delay time	^t RCD	20		ns	14
READ command hold time (referenced to CAS#)	^t RCH	0		ns	16
READ command setup time	^t RCS	0		ns	
Refresh period (2,048 cycles)	^t REF		32	ms	
RAS# precharge time	^t RP	40		ns	
RAS# to CAS# precharge time	^t RPC	0		ns	
READ command hold time (referenced to RAS#)	^t RRH	0		ns	16
RAS# hold time	^t RSH	15		ns	
WRITE command to RAS# lead time	^t RWL	15	1	ns	
Transition time (rise or fall)	tT	2	50	ns	
WRITE command hold time	tWCH	10		ns	
WRITE command hold time (referenced to RAS#)	^t WCR	45		ns	
WE# command setup time	tWCS	0		ns	
WRITE command pulse width	tWP	10		ns	
WE# hold time (CBR Refresh)	^t WRH	10	1	ns	
WE# setup time (CBR Refresh)	tWRP	10		ns	



EDO PAGE MODE AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) $(VDD = +5V \pm 10\%)$

AC CHARACTERISTICS - EDO PAGE MODE OPTION			-5		·6		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column address	^t AA		25		30	ns	
Column-address set-up to CAS# precharge	^t ACH	12		15		ns	
Column-address hold time (referenced to RAS#)	^t AR	38		45		ns	
Column-address setup time	^t ASC	0		0		ns	
Row-address setup time	^t ASR	0		0		ns	
Access time from CAS#	^t CAC		13		15	ns	
Column-address hold time	^t CAH	8		10		ns	
CAS# pulse width	^t CAS	8	10,000	10	10,000	ns	
CAS# hold time (CBR Refresh)	^t CHR	8		10		ns	4
CAS# to output in Low-Z	^t CLZ	0		0		ns	
Data output hold after next CAS# LOW	^t COH	3		3		ns	
CAS# precharge time	^t CP	8		10		ns	13
Access time from CAS# precharge	^t CPA		28		35	ns	
CAS# to RAS# precharge time	^t CRP	5		5		ns	
CAS# hold time	^t CSH	38		45		ns	
CAS# setup time (CBR Refresh)	^t CSR	5		5		ns	4
WRITE command to CAS# lead time	^t CWL	8		10		ns	
Data-in hold time	tDH	8		10		ns	18
Data-in setup time	^t DS	0		0		ns	18
Output buffer turn-off delay	^t OFF	0	12	0	15	ns	17, 21
EDO-PAGE-MODE READ or WRITE cycle time	^t PC	20		25		ns	
Access time from RAS#	^t RAC		50		60	ns	
RAS# to column-address delay time	^t RAD	9		12		ns	15
Row-address hold time	^t RAH	9		10		ns	
RAS# pulse width	^t RAS	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	tRASP	50	125,000	60	125,000	ns	
Random READ or WRITE cycle time	^t RC	84		104		ns	
RAS# to CAS# delay time	^t RCD	11		14		ns	14
READ command hold time (referenced to CAS#)	^t RCH	0		0		ns	16
READ command setup time	^t RCS	0		0		ns	
Refresh period (2,048 cycles)	^t REF		32		32	ms	
RAS# precharge time	^t RP	30		40		ns	
RAS# to CAS# precharge time	^t RPC	5		5		ns	
READ command hold time (referenced to RAS#)	^t RRH	0		0		ns	16
RAS# hold time	^t RSH	13		15		ns	
WRITE command to RAS# lead time	^t RWL	13		15		ns	
Transition time (rise or fall)	^t T	2	50	2	50	ns	
WRITE command hold time	tWCH	8		10		ns	
WRITE command hold time (referenced to RAS#)	tWCR	38		45		ns	
WE# command setup time	tWCS	0		0		ns	
Output disable delay from WE#	tWHZ	0	12	0	15	ns	
WRITE command pulse width	tWP	5		5		ns	
WE# pulse to disable at CAS# HIGH	tWPZ	10		10		ns	
WE# hold time (CBR Refresh)	tWRH	8		10		ns	
WE# setup time (CBR Refresh)	tWRP	8		10		ns	




NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, VDD = 4.5V, DC bias = 2.4V at 15mV RMS).
- 3. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 6. An initial pause of 100µs is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 7. AC characteristics assume ^tT = 5ns for FPM and ^tT = 2.5ns for EDO.
- 8. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 9. In addition to meeting the transition rate specification, all input signals must transit between Vih and Vil (or between Vil and Vih) in a monotonic manner.
- 10.If CAS# = ViH, data output is High-Z.
- 11.If CAS# = VIL, data output may contain data from the last valid READ cycle.
- 12. Measured with a load equivalent to two TTL gates and 100pF, Vol = 0.8V and Voh = 2V.
- 13.If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for ^tCP.

- 14. The ^tRCD (MAX) limit is no longer specified. ^tRCD (MAX) was specified as a reference point only. If ^tRCD was greater than the specified ^tRCD (MAX) limit, then access time was controlled exclusively by ^tCAC (^tRAC [MIN] no longer applied). With or without the ^tRCD (MAX) limit, ^tAA and ^tCAC must always be met.
- 15. The ^tRAD (MAX) limit is no longer specified. ^tRAD (MAX) was specified as a reference point only. If ^tRAD was greater than the specified ^tRAD (MAX) limit, then access time was controlled exclusively by ^tAA (^tRAC and ^tCAC no longer applied). With or without the ^tRAD (MAX) limit, ^tAA, ^tRAC and ^tCAC must always be met.
- 16. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 17. OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 18. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles.
- 19.OE# is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted.
- 20.A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# = LOW and OE# =
- 21. The 3ns minimum is a parameter guaranteed by design.
- 22. Column address changed once each cycle.
- 23.16MB module values will be half of those shown.
- 24. For the FPM option, ^tOFF is determined by the first RAS# or CAS# signal to transition HIGH. In comparison, ^tOFF on an EDO option is determined by the latter of the RAS# and CAS# signals to transition HIGH.
- 25. Applies to both EDO and FPM modules.



READ CYCLE (FAST PAGE MODE Module)




FAST PAGE MODE TIMING PARAMETERS

	-6		
SYMBOL	MIN	MAX	UNITS
^t AA		30	ns
^t AR	45		ns
^t ASC	0		ns
^t ASR	0		ns
^t CAC		15	ns
^t CAH	10		ns
^t CAS	15	10,000	ns
^t CLZ	3		ns
^t CRP	5		ns
^t CSH	60		ns
^t OFF	3	15	ns

	-6		
SYMBOL	MIN	MAX	UNITS
^t RAC		60	ns
^t RAD	15		ns
^t RAH	10		ns
^t RAS	60	10,000	ns
^t RC	110		ns
^t RCD	20		ns
tRCH	0		ns
tRCS	0		ns
^t RP	40		ns
tRRH	0		ns
^t RSH	15		ns



READ CYCLE (EDO PAGE MODE Module)



EDO PAGE MODE TIMING PARAMETERS


	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t CRP	5		5		ns
^t CSH	38		45		ns
tOFF	0	12	0	15	ns

	-	5	-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RC	84		104		ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RRH	0		0		ns
tRSH	13		15		ns

NOTE: 1. ^tOFF is referenced from rising edge of RAS# or CAS#, whichever occurs last.



EARLY WRITE CYCLE 25



FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS


	-5*		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t ACH (EDO)	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAH	8		10		ns
tCAS (FPM)	-	-	15	10,000	ns
^t CAS (EDO)	8	10,000	10	10,000	ns
^t CRP	5		5		ns
tCSH (FPM)	-		60		ns
tCSH (EDO)	38		45		ns
^t CWL (FPM)	-		15		ns
^t CWL (EDO)	8		10		ns
^t DH	8		10		ns
^t DS	0		0		ns
^t RAD (FPM)	_		15		ns

	-5*		-		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RAD (EDO)	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RC (FPM)	-		110		ns
^t RC (EDO)	84		104		ns
^t RCD (FPM)	-		20		ns
^t RCD (EDO)	11		14		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t RWL	13		15		ns
tWCH	8		10		ns
^t WCR	38		45		ns
^t WCS	0		0		ns
^t WP (FPM)	-		10		ns
tWP (EDO)	5		5		ns

^{*}EDO version only



FAST-PAGE-MODE READ CYCLE




FAST PAGE MODE TIMING PARAMETERS

	-6		
SYMBOL	MIN	MAX	UNITS
^t AA		30	ns
^t AR	45		ns
^t ASC	0		ns
^t ASR	0		ns
^t CAC		15	ns
^t CAH	10		ns
^t CAS	15	10,000	ns
^t CLZ	3		ns
^t CP	10		ns
^t CPA		35	ns
^t CRP	5		ns
^t CSH	60		ns

	-6		
SYMBOL	MIN	MAX	UNITS
^t OFF	3	15	ns
^t PC	35		ns
tRAC		60	ns
^t RAD	15		ns
^t RAH	10		ns
^t RASP	60	125,000	ns
^t RCD	20		ns
tRCH	0		ns
tRCS	0		ns
tRP	40		ns
^t RRH	0		ns
^t RSH	15		ns



EDO-PAGE-MODE READ CYCLE




EDO PAGE MODE TIMING PARAMETERS

	-5		-		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t COH	3		3		ns
^t CP	8		10		ns
^t CPA		28		35	ns
^t CRP	5		5		ns

	-5		-		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t CSH	38		45		ns
^t OFF	0	12	0	15	ns
^t PC	20		25		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RRH	0		0		ns
^t RSH	13		15		ns



FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST PAGE MODE TIMING PARAMETERS

	-6			
SYMBOL	MIN	MAX	UNITS	
^t AR	45		ns	
^t ASC	0		ns	
^t ASR	0		ns	
^t CAH	10		ns	
^t CAS	15	10,000	ns	
^t CP	10		ns	
^t CRP	5		ns	
^t CSH	60		ns	
^t CWL	15		ns	
^t DH	10		ns	
^t DS	0		ns	
^t PC	35		ns	

	-6		
SYMBOL	MIN	MAX	UNITS
^t RAD	15		ns
^t RAH	10		ns
^t RASP	60	125,000	ns
^t RCD	20		ns
^t RP	40		ns
^t RSH	15		ns
^t RWL	15		ns
tWCH	10		ns
tWCR	45		ns
tWCS	0		ns
tWP	10		ns



EDO-PAGE-MODE EARLY-WRITE CYCLE



EDO PAGE MODE TIMING PARAMETERS


	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CP	8		10		ns
^t CRP	5		5		ns
tCSH	38		45		ns
^t CWL	8		10		ns
^t DH	8		10		ns
^t DS	0		0		ns

	-5		-		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t PC	20		25		ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t RWL	13		15		ns
^t WCH	8		10		ns
^t WCR	38		45		ns
tWCS	0		0		ns
tWP	5		5		ns



EDO-PAGE-MODE READ-EARLY-WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)



EDO PAGE MODE TIMING PARAMETERS


	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t COH	3		3		ns
^t CP	8		10		ns
^t CPA		28		35	ns
^t CRP	5		5		ns
^t CSH	38		45		ns
^t DH	8		10		ns

	-5 -6		6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t DS	0		0		ns
^t PC	20		25		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RSH	13		15		ns
tWCH	8		10		ns
tWCS	0		0		ns
tWHZ	0	12	0	15	ns



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)



FAST PAGE MODE TIMING PARAMETERS

	-6		
SYMBOL	MIN	MAX	UNITS
^t AA		30	ns
^t AR	45		ns
^t ASC	0		ns
^t ASR	0		ns
^t CAC		15	ns
^t CAH	10		ns
^t CAS	15	10,000	ns
^t CLZ	3		ns
^t CP	10		ns
^t CRP	5		ns
^t CSH	60		ns
^t CWL	15		ns
^t DH	10		ns
^t DS	0		ns


	-	-6	
SYMBOL	MIN	MAX	UNITS
^t OFF	3	15	ns
^t PC	35		ns
^t RAC		60	ns
^t RAD	15		ns
^t RAH	10		ns
^t RASP	60	125,000	ns
^t RCD	20		ns
^t RCS	0		ns
^t RP	40		ns
^t RSH	15		ns
^t RWL	15		ns
^t WCH	10		ns
tWCS	0		ns
^t WP	10		ns

NOTE: 1. Do not drive data prior to tristate.



EDO READ CYCLE

(with WE#-controlled disable)




EDO PAGE MODE TIMING PARAMETERS

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t CP	8		10		ns
^t CRP	5		5		ns


	-5				
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tCSH	38		45		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
tWHZ	0	12	0	15	ns
tWPZ	10		10		ns



RAS#-ONLY REFRESH CYCLE 25



CBR REFRESH CYCLE ²⁵ (Addresses = DON'T CARE)



FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

	-5*		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t ASR	0		0		ns
tCHR (FPM)	-		10		ns
^t CHR (EDO)	8		10		ns
^t CP	8		10		ns
^t CRP	5		5		ns
^t CSR	5		5		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns


	-5*		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tRC (FPM)	-		110		ns
tRC (EDO)	84		104		ns
^t RP	30		40		ns
tRPC (FPM)	-		0		ns
tRPC (EDO)	5		5		ns
tWRH	8		10		ns
^t WRP	8		10		ns

^{*}EDO version only



HIDDEN REFRESH CYCLE 20, 25

(WE# = HIGH)



FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS


	-5*		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CHR	8		10		ns
tCLZ (FPM)	-		3		ns
^t CLZ (EDO)	0		0		ns
^t CRP	5		5		ns
^t OFF (FPM)	-	-	3	15	ns

			-0		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t OFF (EDO)	0	12	0	15	ns
^t RAC		50		60	ns
^t RAD (FPM)	-		15		ns
^t RAD (EDO)	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RCD (FPM)	-		20		ns
^t RCD (EDO)	11		14		ns
^t RP	30		40		ns
^t RSH	13		15		ns


^{*}EDO version only



72-Pin SIMM (16MB)



72-Pin SIMM (32MB)





8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micronsemi.com, Internet: http://www.micronsemi.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark of Micron Technology, Inc.