## Session 3: Pipeline architectures

#### Antonio de la Piedra

Institute for Computing and Information Sciences – Digital Security Radboud University Nijmegen

March 4, 2015

#### Session 3

- Introduce all the variants of the pipeline architecture
- We rely on NOEKEON
- The implementations that are used in this session can be download from:
  - Inner-round examples: https://github.com/adelapie/ noekeon\_inner\_round/archive/master.zip

#### Overview

- 1 The pipeline architecture
- Inner-round pipelining
- Outer-round pipelining
- 4 Mixed inner-round outer-round pipelining
- Summary



# How this is related to your projects

- Pipelining constructs on top of the iterative and the loop unrolling architecture.
- Sessions 1 and 2 are considered the main building blocks in this case.
- Theory behind this session: Gaj et al. FPGA and ASIC Implementations of AES in Cryptographic Engineering, Kaya (Editor), 2009.

Part I: The pipeline architecture



#### Introduction

- High-performance implementations
  - Cryptographic accelerators e.g. high-speed network equipment such as routers, etc.
  - Cryptanalysis
- Area is not a design constraint

#### Introduction

- We rely on the iterative and the loop unrolling architecture.
- We insert registers in the round (inner-round pipelining) and between rounds (outer-round pipelining) in order to reduce the minimum clock delay and improve the throughput.

Part II: Inner-round pipelining



# Inner-round pipelining




Figure: Iterative architecture of a block cipher

# Inner-round pipelining




Figure : Inner-round pipelining for k = 4

# Inner-round pipelining

- Divide the round in independent operations e.g. the round functions
- Insert *k* registers for every operation
- Find the optimal k that balances throughput and area

#### Throughput

$$Throughput(k) = \frac{blocksize}{\# rounds \cdot T_{CLK\_inner\_round}(k)}$$

```
Round(k, a, c1, c2, enc) \{
  if (enc)
    a \hat{} = c1:
  theta(k, a);
  if (!enc)
    a = c2:
  pi1(a);
  gamma(a);
  pi2(a);
```

- There are three possibilities (k = 1, 2, 3) for inserting registers:
  - Before Π<sub>1</sub>
  - Before  $\gamma$
  - Before Π<sub>2</sub>
- There is already a register before  $\theta$
- Other options: pipeline the internal operations of  $\gamma$  and  $\theta$ .

- For each possibility of k we have to deal with:
  - Round constant generation
  - Subkey generation:
    - NOEKEON direct mode



 We use 128-bit registers (same length as the NOEKEON state):

```
entity reg.128 is
  port(clk : in std_logic;
    rst : in std_logic;
    data_in_0 : in std_logic_vector(31 downto 0);
    data_in_1 : in std_logic_vector(31 downto 0);
    data_in_2 : in std_logic_vector(31 downto 0);
    data_in_3 : in std_logic_vector(31 downto 0);
    data_out_0 : out std_logic_vector(31 downto 0);
    data_out_1 : out std_logic_vector(31 downto 0);
    data_out_1 : out std_logic_vector(31 downto 0);
    data_out_2 : out std_logic_vector(31 downto 0);
    data_out_3 : out std_logic_vector(31 downto 0);
end reg_128;
```

```
architecture Behavioral of reg_128 is
    signal reg_32_0_s : std_logic_vector(31 downto 0);
    signal reg_32_1_s : std_logic_vector(31 downto 0):
    signal reg_32_2_s : std_logic_vector(31 downto 0);
    signal reg_32_3_s : std_logic_vector(31 downto 0);
begin
    pr_reg: process(clk, rst)
    begin
         if rising_edge(clk) then
             if rst = '1' then
                 reg_32_0_s \ll (others \Rightarrow '0');
                 reg_32_1_s \le (others \Rightarrow '0');
                 reg_32_2_s \le (others \Rightarrow '0'):
                 reg_32_3_s \le (others \Rightarrow '0');
             else
                 reg_32_0_s \ll data_in_0;
                 reg_32_1_s \le data_in_1;
                 reg_32_2_s <= data_in_2;
                 reg_32_3_s <= data_in_3:
             end if:
        end if:
end process:
data_out_0 \le reg_32_0_s;
data_out_1 <= reg_32_1_s;
data_out_2 <= reg_32_2_s;
data_out_3 \le reg_32_3_s;
```


```
THETA_0: theta port map (a_0_in_s,
                               a_1_in .
                               a_2-in.
                               a_3_{in},
                               k_0-in.
                               k_1-in.
                               k_2_{in}
                               k_3_{in}.
                               theta_0_s .
                               theta_1_s ,
                               theta_2_s .
                               theta_3_s);
REG_STAGE_0: reg_128 port map (clk,
                                  rst.
                                  theta_0_s .
                                  theta_1_s .
                                  theta_2_s ,
                                  theta_3_s .
                                  stage_0_out_0_s ,
                                  stage_0_out_1_s ,
                                  stage_0_out_2_s ,
                                  stage_0_out_3_s);
PI_1_0 : pi_1 port map (stage_0_out_1_s,
                           stage_0_out_2_s ,
                          stage_0_out_3_s ,
                           pi_1_1_s .
                           pi_1_2_s ,
                           pi_1_3_s):
```


- Round constant generation
  - We should maintain the constant during all the internal stages of the round for k = 1, 2, 3 stages.
  - Straightforward option: a shift register initialized with:
    - 80801b1b36366c6cd8d8abab4d4d etc.
    - 8080801b1b1b3636366c6c6cd8d8 etc.
    - 808080801b1b1b1b363636366c6c etc.

Part III: Outer-round pipelining





# Outer-round pipelining





# Outer-round pipelining





# Outer-round pipelining

- Starting from a loop unrolling architecture of factor K
- Insert K registers between every round

#### Throughput

Throughput(K) = 
$$\frac{K \cdot blocksize}{\# rounds \cdot T_{CLK}}$$

- Round constant generation
  - This time connect each round constant to each stage.
- Subkeys
  - Direct mode in NOEKEON.
  - Otherwise, directly connect the subkeys to the correspondent stage

 We use 128-bit registers (same length as the NOEKEON state):

```
ROUND_F_1 : round_f port map (enc.
                                 rc_1_s .
                                 stage_1_a_0_out_s .
                                 stage_1_a_1_out_s ,
                                 stage_1_a_2_out_s ,
                                 stage_1_a_3_out_s ,
                                 k_0_mux_s.
                                 k_1_mux_s.
                                 k 2 mux s.
                                 k_3_mux_s.
                                 stage_2_a_0_out_s ,
                                 stage_2_a_1_out_s ,
                                 stage_2_a_2_out_s ,
                                 stage_2_a_3_out_s):
STAGE_1: reg_128 port map (clk,
                              rst.
                              stage_2_a_0_out_s ,
                              stage_2_a_1_out_s ,
                              stage_2_a_2_out_s .
                              stage_2_a_3_out_s ,
                              stage_3_a_0_out_s ,
                              stage_3_a_1_out_s .
                              stage_3_a_2_out_s,
                              stage_3_a_3_out_s);
```


```
signal rc.0.s : std.logic_vector(31 downto 0);
signal rc.1.s : std.logic_vector(31 downto 0);
signal rc.2.s : std.logic_vector(31 downto 0);
signal rc.3.s : std.logic_vector(31 downto 0);
signal rc.4.s : std.logic_vector(31 downto 0);
signal rc.4.s : std.logic_vector(31 downto 0);
rc.0.s <= X"00000080";
rc.1.s <= X"0000001b";
rc.2.s <= X"00000036";
rc.3.s <= X"0000006c";
rc.4.s <= X"00000008";</pre>
```


#### Part IV

Part IV: Mixed Outer-round Inner-round pipelining



# Mixed Outer-round Inner-round pipelining





# Mixed Outer-round Inner-round pipelining

- Start from an outer-round pipelining architecture
- Replace the round by the optimal case found in the inner-round architecture

#### Throughput

Throughput
$$(K, k) = \frac{K \cdot blocksize}{\# rounds \cdot T_{CLK}(k)}$$

# Mixed Outer-round Inner-round pipelining: NOEKEON

- The round constant is fixed by round
- Also the subkeys (not needed in NOEKEON)



# Summary

- Inner-round pipelining: best throughput/area balance for an optimal k:
  - the area related to the registers is generally smaller than adding more rounds
- Outer-round pipelining: starting point from mixed outer-round inner-round pipelining.
- Inner-round outer-round pipelining:
  - Best throughput
  - Greater area when fully unrolled

Q/A

Questions?

