Homework 3 • Graded

Student

Ashley Leora Cain

Total Points

67 / 75 pts

Question 1

Datapath Tracing 28 / 28 pts

1.1 SW microcode 8 / 8 pts

- → + 3 pts Asserts DrREG, LdA, LdB, RegSel=01, BrSel=1
 - → + 2 pts Asserts DrALU, LdMAR, func=00
 - → + 2 pts Asserts DrREG, WrMEM, RegSel=00
 - → + 1 pt Completed in three clock cycles
 - + 4 pts Incorrect: Working SW except does not utilize BrSel
 - + 0 pts Incorrect/blank/no answer

1.2 BEQ microcode 20 / 20 pts

- → + 4 pts Asserted DrREG, LdA, RegSel = 00

 - → + 4 pts Asserted DrALU, LdCR, func = 01
 - ✓ + 0 pts Asserted ChkCmp = 1 (Correct, but we are not requiring this triggered)
 - → + 4 pts Asserted DrPC, LdA, LdB, BrSel = 1
 - → + 4 pts Asserted DrALU, LdPC, func = 00
 - + 0 pts Works and utilizes BrSel, but still uses more than 5 microstates (ignoring any ChkCmp only microstates)
 - + 10 pts Works, but does not utilize BrSel at all
 - 2 pts Second to last microstate broken up into 2 microstates and is thus inefficient
 - + 0 pts Incorrect/Empty

Datapath Design 16 / 16 pts

2.1 LC 2200 Bus Design 4 / 4 pts

- - + 0 pts Incorrect
- 2.2 Single-Bus vs Dual-Bus Design

Resolved 12 / 12 pts

- + 12 pts Correct
- **+ 6 pts** Mentions a benefit of single-bus design (easier/simpler to implement, more flexibility to extend datapath because all components are connected to one another/can load multiple components at the same time, etc.)
- ← 6 pts Mentions a drawback of single-bus design (more clock cycles because only one component can be writing at any given moment, etc.)
 - + 0 pts Incorrect
 - + 0 pts Incorrect/blank/no answer
- One instruction can be executed in multiple clock cycles

C Regrade Request Submitted on: Oct 06

2.2: I think that my answer should be counted correct since I mention that there can only be one piece of data on the bus at a time, which is stated in the grading rubric as a correct drawback

3.2: There should only be -4 points since I did have a correct instruction listed in BEQ4 and the grading rubric mentions only -4 points if "1 instruction correct"

Points returned.

Reviewed on: Oct 14

14 / 22 pts

4 / 4 pts

3.1 Fetch microstates

✓ - 0 pts Correct

fetch 3: 0000000011 lw1: 0011000000

- 0 pts Do not take off points for the last five bits (intended answer: 00000 for fetch1; question wasn't clear)
- 0 pts Correct
- 1 pt Answer is reversed
- 1 pt Incorrect address size
- 1.5 pts Incorrect fifth bit (Z = 0)
- 2 pts Incorrect OpCode
- 2 pts Incorrect state bits
- 4 pts Incorrect
- 2 pts Incorrect fetch

3.2 BEQ microstates Resolved 2 / 6 pts

- **0 pts** Correct, Gave Microstates that output the T Bit (Beq3,4,5) (Correct answer)
- 0 pts Correct
- 6 pts Incorrect
- 0 pts Gave Microstates that require the T bit to be triggered (Beq4, 5, 6) (Accepted Answer)
- 2 pts Net 2 instuctions correct (# Correct instructions Incorrect)
- ✓ 4 pts Net 1 instruction correct
 - 6 pts Uncorrect

C Regrade Request Submitted on: Oct 06

2.2: I think that my answer should be counted correct since I mention that there can only be one piece of data on the bus at a time, which is stated in the grading rubric as a correct drawback

3.2: There should only be -4 points since I did have a correct instruction listed in BEQ4 and the grading rubric mentions only -4 points if "1 instruction correct"

Regraded

Reviewed on: Oct 15

3.3 M bit 8 / 8 pts


- - **+ 2 pts** Confuses the selection functionality with that of the T bit, where we append the Z-bit instead of the opcode.
 - + 0 pts Blank/no answer
 - + 0 pts Incorrect

3.4 Minimum bitsize of Next State Register

0 / 4 pts

- + 4 pts Correct (Largest instruction is BEQ, 6 microstates in total. Requires 3 bits to represent all the microstates)
- + 4 pts Correct


Question 4



Q1 Datapath Tracing

28 Points

LC-5000 Datapath



The above is the datapath of the LC-5000, a modified version of LC-2200. Notice the extra MUX north of the "B" register and a wire connecting the Sign Extend output to the new B mux. Also, note that the new mux uses control signals BRSel.

Q1.1 SW microcode 8 Points

Write out the microstates for an efficient sw instruction that makes use of the modifications on the LC-5000 datapath. This sw instruction accomplishes the same goals i.e., stores the value of Rx into memory which is formed from adding contents of Ry and an offset.

For each microstate, write the control signals used. Signals irrelevant to the state can be omitted and will be assumed to be zero. **You will lose points for an inefficient answer!** An example answer can be found below. *Note the use of RegSel instead of regno!*

Example: ADD instruction

ADD0: DrREG, LdA, RegSel=01

ADD1: DrREG, LdB, RegSel=10, BrSel = 0 ADD2: DrALU, WrReg, func=00, RegSel=00

Enter your microstates of the sw instruction for the LC-5000 below:

sw0: RegSel = 01, DrREG, LdA, BRSel = 1, LdB

sw1: func = 00, DrALU, LdMAR

sw2: RegSel = 00, DrREG, WrMEM

Q1.2 BEQ microcode 20 Points

Write out the microstates for an efficient BEQ instruction that makes use of the modifications on the LC-5000 datapath. For each microstate, write the control signals used. Signals irrelevant to the state can be omitted and will be assumed to be zero. You will lose points for an inefficient answer!

You should write out the full logic for BEQ; this means including the microstates for when a branch is taken. You should assume that asserting ChkCmp at the correct time will select the correct next state for the branch; and you should assume that the branch is taken in order to write out the full logic for BEQ.

Enter your microstates of the BEQ instruction for the LC-5000 below:

BEQ0: RegSel = 00, DrReg, LdA

BEQ1: RegSel = 01, DrReg, BrSel = 0, LdB

BEQ2: func = 01, DrALU, LdCR, ChkCmp = 1

BEQ4: DrPC, LdA, BRSel = 1, LdB

BEQ5: func = 00, DrALU, LdPC

Q2 Datapath Design

16 Points

In datapath design, some approaches are to use a single bus design or dual-bus design.

Q2.1 LC 2200 Bus Design 4 Points

What type of bus design does the LC-2200 have?


- Single-bus
- O Dual-bus

Q2.2 Single-Bus vs Dual-Bus Design 12 Points

Describe one benefit of having a single-bus design AND one drawback of having a single-bus design.

Benefit: one benefit is that there are less connections between items through wires which is less expensive

Drawback: more instructions are necessary to move around many pieces of data between multiple components since only one can be on the bus per clock cycle



Consider the Flat ROM from the LC-2200 microcontroller. The Z-bit is equivalent to CmpOut in the LC-520 (i.e. it tells the microcontroller whether or not to branch).

The bit layout of the input to the rom looks like this:

Q3.1 Fetch microstates 4 Points

Suppose fetch contains 3 microstates (fetch1 starts at 00001), and the base address for next state is 00000. What is the address in ROM that stores the fetch3 and lw1 respectively?

f	etch3	
	000000011	
١٧	w1	
	0011000000	

Q3.2 BEQ microstates 6 Points

Assume BEQ has 6 microstates in total (3 microstates to compare register values and 3 microstates to jump to new address), denote them as *beq1*, *beq2*, ..., *beq6*. At which microstate(s) will we turn on the T bit?

_																
Be	q	4														

Q3.3 M bit 8 Points

Describe the reason why we have a M bit

We have an m-bit to tell whether we should "enable" the opcode to determine the opcode to determine the next address. When M==1, we will move to the execution of the next instruction whereas when M==0, we will be in the Fetch and Decode phases and won't move onto the next instruction written. If M is enabled, then the Mbit and opcode become 7-10 address bits.

Q3.4 Minimum bitsize of Next State Register 4 Points

Assume the following:

- Fetch takes 3 microstates
- Any individual instruction, except for BEQ, takes at most 4 microstates
- The first half of branch takes 3 microstates
- The second half of branch takes 3 microstates (for a total of 6 branch microstates)

What is the smallest acceptable size of the Next State register in bits?

- 0 1
- 0 2
- O 3
- 0 4
- 5

Q4

6 Points


O Interrupt

For each of the six examples below:

 choose whether it is synchronous or asynchronous choose whether it is an exception, trap, or interrupt
Q4.1 1 Point
Keyboard inputs is a(n) event.
○ Synchronous
Asynchronous
This would be an example of a(n)
○ Exception
○ Trap
Interrupt
Q4.2 1 Point
Indexing an array outside of its bounds is a(n) event.
Synchronous
○ Asynchronous
This would be an example of a(n)
Exception
○ Trap

Q4.3 1 Point
Making a System Call is a(n) event.
Synchronous
○ Asynchronous
This would be an example of a(n)
Exception
Trap
○ Interrupt
Q4.4 1 Point
Receiving a printer finished message is a(n) event.
○ Synchronous
Asynchronous
This would be an example of a(n) © Exception
ОТгар
Interrupt

Q4.5 1 Point
Floating point underflow is a(n) event.
Synchronous
○ Asynchronous
This would be an example of a(n)
Exception
○ Trap
○ Interrupt
Q4.6
1 Point
Writing to a file is a(n) event.
Synchronous
○ Asynchronous
This would be an example of a(n)
Exception
Trap
○ Interrupt



Fill in the blanks (in questions 5.1 to 5.3) to indicate the mode (**user, kernel**) of the processor and the state (**user, system**) of the stack. The squiggly black lines indicate a program, and the red arrows indicate a change in what program is executing (with a label indicating what operation is happening).

Q5.1 User Program 1 Point What mode is the processor in? User Kernel What state is the stack in? User System Q5.2 Handler 1 1 Point What mode is the processor in? User Kernel What state is the stack in? User System

Q5.3 After RTI(2) 1 Point

What mode is the processor in?

- User
- O Kernel

What state is the stack in?

- User
- O System