RISC-V Reference Guide (CREATOR Simulator)

System Calls (ecall)						
Service	Call Code (a7)	Arguments	Result			
Print_int		a0 = integer				
Print_float	2	fa0 = float				
Print_double	3	fa0 = double				
Print_string	4	a0 = string addr				
Read_int	5	_	Integer in a0			
Read_float	6		Float in fa0			
Read_double	7		Double in fa0			
Read_string	8	a0 = string addr a1 = length				
Sbrk	9	a0 = length	Address in a0			
Exit	10	-				
Print_char	11	a0 = ASCII code				
Read_char	12		Char in a0			

Integer Registers					
Register Name	Usage				
zero	Constant 0				
ra	Return address (routines/functions)				
sp	Stack pointer				
gp	Global pointer				
tp	Thread pointer				
t0t6	Temporary (NOT preserved across calls)				
s0s11	Saved temporary (preserved across calls)				
a0, a1	Arguments for functions / return value				
a2a7	Arguments for functions				
Floating-point registers					
ft0ft11	Temporary (NOT preserved across calls)				
fs0fs11	Saved temporary (preserved across calls)				
fa0, fa1	Arguments for functions / return value				
fa2fa7 Arguments for functions					

Data transfer		Arithmetic (floating-point, .s/.d)					
li rd, n r	rd = n (PseudoInst, n-> 32 bits)	fmv.s fd, fs1					
mv rd, rs r	rd = rs	fadd.s fo	d, fs1, fs2	2 +	fd = fs1+fs2	d = fs1+fs2	
lui rd, inm r	d = inm[31:12] <<12 (extend the sign)	fsub.s fd, fs1, fs2 f		d = fs1-fs2			
Arithmetic (integer)		fmul.s fo	.s fd, fs1, fs2 f		fd = fs1*fs2	d = fs1*fs2	
add rd, rs1, rs2 rd = rs1+rs2		fdiv.s fd, fs1, fs2 fd			fd = fs1/fs2	= fs1/fs2	
addi rd, rs1, n rd = rs1 + n (n-> 12 bits)		fmin.s fd, fs1, fs2 fd			fd = min(fs1,	d = min(fs1,fs2)	
sub rd, rs1, rs2 rd = rs1- rs2		fmax.s fd, fs1, fs2 fd			fd = max(fs1)	d = max(fs1,fs2)	
mul rd, rs1, rs2 rd = rs1* rs2		fsqrt.s fd, fs1 fd			fd = sqrt(fs1	= sqrt(fs1)	
div rd, rs1, rs2 r	fmadd.s fd, fs1, fs2, fs3 fd = fs1*fs2+fs3				fs3		
rem rd, rs1, rs2 r	fmsub.s fd, ff1, fs2, fs3 fd = fs1*fs2-fs3				fs3		
Logical (integer)					fd = fs		
and rd, rs1, rs2 rd = rs1 AND rs2		fneg.s fd, fs1 fd = -fs					
andi rd, rs1, n r			Integer ←→ Floating point				
or rd, rs1, rs2 r	d = rs1 OR rs2		d, rs	fd = rs	singl	.e = integer	
	rd = rs1 OR n (n-> 12 bits)	fmv.x.w ro	d, fs	rd = fs	integ	ger = single	
not rd, rs1 r	rd = !rs1 (one´s complement)		Compa		e ger), n→ 12 b		
neg rd, rs1 r	rd = !rs1 + 1 (two's complement)	slt rd, rs1, rs2 if (s(rs1) < s(rs2)) rd = 1; else rd = 0			l = 1; else rd = 0		
	rd = rs1 XOT rs2	sltu rd,	rs1, rs2			l = 1; else rd = 0	
	d = rs1 >> n logical, n-> 5 bits	slti rd, sltiu rd.				l = 1; else rd = 0	
			rs1, n			= 1; else rd = 0	
	d = rs1 >> n arithmetic, n-> 5 bits	seqz rd,				= 1; else rd = 0	
	rd = rs1 >> rs2 arithmetic	snez rd,	rs1	if (rs1 != 0) rd = 1; else rd = 0			
sll rd, rs1, rs2 rd = rs1 << rs2		sgtz rd,	rs1	if (rs1 > 0) rd = 1; else rd = 0			
srl rd, rs1, rs2 rd = rs1 >> rs2 logical		sltz rd,	· · ·				
Branch ins	structions (integer registers)	Comparison (floating point)					
		(rd=int register, fsl and fs2 floating point register) fea.s rd, fs1, fs2 if (fs1== fs2) rd= 1;else rd = 0 (float)					
beq t0 t1 etiq	Jump to etiq if t0==t1		fs1, fs2	•			
bne t0 t1 etiq	Jump to etiq if t0!=t1	fle.s rd,				' '	
blt t0 t1 etiq	Jump to etiq if t0 <t1< td=""><td></td><td colspan="4"></td></t1<>						
bltu t0 t1 etiq Jump to etiq if t0 <t1 (unsigned)<="" td=""><td></td><td colspan="3"></td><td></td></t1>							
bge t0 t1 etiq bgeu t0 t1 etiq	Jump to etiq if t0>=t1 Jump to etiq if t0>=t1 (unsigned)		rd, fs1, fs2 if (fs1<= fs2) rd= 1;else rd = 0 (double rd, fs1, fs2 if (fs1< fs2) rd= 1;else rd = 0 (double				
bgt t0 t1 etiq	Jump to etiq if t0>t1	Function Calls					
bgtu t0 t1 etiq	Jump to etiq if t0>t1 (unsigned)	jal ra, a	address		; PC = addres	·c	
ble t0 t1 etiq	Jump to etiq if t0<=t1	jr ra	addi E33	PC = ra	<u>, </u>		
bleu t0 t1 etiq Jump to etiq if t0<=t1 (unsigned)		Hardware Counter					
j etiq	PC = PC + etiq						
	ess (integer registers), n→12 bits						
	= address address->32 bits	Memory access (floating point), n→12bits flw fd, n(rs1)					
,	= Memory[n+rs1] load byte	fsw fd, n(rs1)		Memory[n+rs1] = fd store float			
- ` ` '	= Memory[n+rs1] load byte unsigned			fd = Memory[n+rs1] load double			
- ` ` '	= Memory[n+rs1] load word	fsd fd, n			n+rs1] = fd	store double	
- , , ,	mory[n+rs1] = rd store byte		(- /				
	mory[n+rs1] = rd store word						
30 Tu, 11(131)	Floating-pont Clasification				ntion		
fcvt.w.s rd, fs1 Fi				<u> </u>	Classify single precision		
	rom single precision (fs1) to integer (rd) wi rom single precision (fs1) to integer (rd) wi			Classify double precision			
	on (fd) Value in rd		Meaning				
_ · · · · · · · · · · · · · · · · · · ·	ision (fd)			-Inf, +Inf			
) with sign			Normalized negative			
	ithout sign			_			
	on (fd)	9		-			
	ision (fd)	·		positive			
fcvt.s.d fd, fs1 Fi	•	6 Not normalized positi					
fcvt.d.s fd, fs1 Fi		8, 9 NaN					

