ARCOS Group

uc3m Universidad Carlos III de Madrid

L4: The processor (2/2) Computer Structure

Bachelor in Computer Science and Engineering
Bachelor in Applied Mathematics and Computing
Dual Bachelor in Computer Science and Engineering and Business Administration




Contents

- Computer elements
- 2. Processor organization
- The control unit
- 4. Execution of instructions
- 5. Control unit design
 - a) Tasks in the design of a control unit
 - b) Microprogram control unit
 - c) Control unit in WepSIM
 - d) Example of a microprogrammed instruction set
- 6. Execution modes
- 7. Interrupts
- Booting a computer
- 9. Performance and parallelism


Control signals






Control unit





Control unit





- Every control signal is function of the values of:
 - The content of the IR
 - The content of SR
 - The period of time (clock)

Control unit design

- For each machine instruction:
 - RTL (register transfer language) for every clock cycle
 - Translate the behavior to values of each control signal at each clock cycle
 - 3. Design a circuit that generates the value of each control signal at each clock cycle

Instruction




Sequence of **elementary operations**



- 1. IR <- [PC]
- 2. PC++
- 3. decode
- 4. R0 <- R1



Sequence of **control signals** for each elementary operation






Circuit that generates signals:

- a) Hardwired control
- b) Microprogrammed control





Example

Design of a control unit for a set of 4 machine instructions.

Instructions to consider:

```
> add Rd, Rf: Rd <- Rd + Rf
> lw Rd, dir: Rd <- MP[dir]
> sw Rf, dir: MP[dir] <- Rf
> bz R, dir: if (R==0) PC<- dir</pre>
```

Control unit design

- For each machine instruction:
 - RTL (register transfer language) for every clock cycle
 - Translate the behavior to values of each control signal at each clock cycle
 - 3. Design a circuit that generates the value of each control signal at each clock cycle

Instruction




Sequence of **elementary operations**



- 1. IR <- [PC]
- 2. PC++
- 3. decode
- 4. R0 <- R1



Sequence of **control signals** for each elementary operation






Circuit that generates signals:


- a) Hardwired control
- b) Microprogrammed control





State machine for the example

add rd, rf
lw rd, dir
sw Rf, dir
bz R, dir



only 4 machine instructions

Control unit design

- For each machine instruction:
 - RTL (register transfer language) for every clock cycle
 - Translate the behavior to values of each control signal at each clock cycle
 - 3. Design a circuit that generates the value of each control signal at each clock cycle

Instruction




Sequence of **elementary operations**



- 1. IR <- [PC]
- 2. PC++
- 3. decode
- 4. R0 <- R1



Sequence of **control signals** for each elementary operation






Circuit that generates signals:


- a) Hardwired control
- b) Microprogrammed control






Control techniques

- ▶ **Two techniques** to design and build the control unit:
 - a) Relay logic
 - b) Programmable logic (microprogrammed)



Control Unit: relay logic

- Construction by means of logic gates, following logic design methods.
- Characteristics:
 - Laborious and costly circuit design and tuning.
 - Difficult to modify:
 - ▶ Complete redesign.
 - Very fast (used in RISC computers).






Control Unit: programmable logic microprogramming

Basic idea:
 Use a memory (control store)
 to store the signals of each cycle of each instruction..


- Characteristics:
 - Easy modification
 - Upgrade, expansion, etc.
 - E.g.: Certain consoles, routers, etc.
 - Easy to have complex instructions
 - E.g.: Diagnostic routines, etc.
 - Easy to have several sets of instructions
 - ▶ Other computers can be emulated.
 - Simple HW \Rightarrow hard microcode




Contents

- Computer elements
- 2. Processor organization
- 3. The control unit
- 4. Execution of instructions
- 5. Control unit design
 - a) Tasks in the design of a control unit
 - b) Microprogram control unit
 - c) Control unit in WepSIM
 - d) Example of a microprogrammed instruction set
- 6. Execution modes
- 7. Interrupts
- 8. Booting a computer
- 9. Performance and parallelism

General structure of a microprogrammed control unit



General structure of a microprogrammed control unit



Microinstruction format


Microinstruction format: specifies the number of bits and the meaning of each bit.



Signals grouped into fields:


- Tristate bus signals
- ALU signals
- Registers file signals
- Main memory signals
- Multiplexor signals

General structure of a microprogrammed control unit



Microprogrammed control unit.

microinstructions




- Microinstruction: To each word defining the value of each control signal in a cycle of an instruction/fetch+IAC
- The microinstructions...

19

- Are a list of I's and 0's representing the state of each control signal during a period of one instruction.
- Have one bit for each control signal.

Microprogrammed control unit.


microprogram and microcode



- microprogram: ordered list of microinstructions, which represent the chronogram of a machine instruction.
- microcode: set of microprograms of a machine.


Example: State machine

Example for a computer with only 4 machine instructions



Example: associated microinstructions

Example for a computer with only 4 machine instructions




Example: microcode

add r1, r2
lw r1, dir
bz dir
sw r1

	C0	Cl	C2	C3	C4	C5	92	C2	T1	T2	Т3	T4	T5	9L	T7	8L	T9	T10	LE	MA	MB1	MB0	M1	M2	M7	R	≽	Та	Ld	
ufetch0	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1
ufetch1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	fetcl
ufetch2	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
µadd0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	add
µlw0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
μw1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	lw
µlw2	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
μsw0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
usw1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	sw
usw3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	
μbz0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	bz
μbz1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	02

General structure of a microprogrammed control unit



Contents of the control memory



- ▶ FETCH: get next instruction
 - ▶ IAC: interrupt acknowledge cycle.
 - ▶ IR<- Mem[PC], PC++, jump-to-O.C.</p>
- Microprograms:one for every machine instruction
 - fetch rest of operands (if any)
 - ▶ Updates PC on multi-word instructions
 - Execute the instruction
 - Jump to FETCH

Microprogrammed control unit structure


Three basic conditions:

- 1. Sufficient control memory to store all microprograms corresponding to all instructions.
- 2. Procedure for associating each instruction with its microprogram
 - Procedure that converts the instruction operation code to the control memory address where your microprogram starts..
- 3. Sequencing mechanism to read successive microinstructions, and to branch to another microprogram when the current one is finished.

Two alternatives:


- Explicit sequencing.
- 2. Implicit sequencing.

Microprogrammed C.U. structure with **explicit** sequencing




- Control memory stores all μprograms, where each μinstruction provides the next μinstruction μaddress
- The OC represents the μAddress of the first μinstruction associated with the machine instruction.

Microprogrammed C.U. structure with **explicit** sequencing




- Control memory stores all μprograms, where each μinstruction provides the next μinstruction μaddress
- Problem: large amount of control memory for instruction sequencing, required stores the next µaddress


Microprogrammed C.U. structure with **implicit** sequencing




- Control memory stores all microprograms consecutively in the control memory.
- The ROM/PLA associates each instruction with its microprogram (first μaddress, μconditional μinstruction (+ I), μconditional μbifurcations or μloops).
- Next µinstruction (+1), conditional µbifurcations or µloops





Control Memory







Control Memory







The Operation Code (OC) is at the Instruction Register (IR)



μΙΟ μI1 ROM (co2µAddr) fetch μAddr for 1st μI of μP 0 μΙΚ (jump to μProg) 0 μAddr for 1st μI of μP 1 μIO μP 1 μI1 μ Addr for 1st μ I of μ P N N μIM (jump to fetch)


Control Memory

μΙΟ μI1 ROM (co2µAddr) fetch μAddr for 1st μI of μP 0 μΙΚ (jump to μProg) 0 μAddr for 1st μI of μP 1 μIO μP 1 μI1 N μAddr for 1st μI of μP N μIM (jump to fetch)

Control Memory


Example of Control Unit with **implicit** sequencing


ROM (co2µAddr) $\mu Addr$ for $1^{st} \mu I$ of μP 00 μAddr for 1st μI of μP 1 N μAddr for 1st μI of μP N





Contents


- Computer elements
- 2. Processor organization
- The control unit
- 4. Execution of instructions
- 5. Control unit design
 - a) Tasks in the design of a control unit
 - b) Microprogram control unit
 - c) Control unit in WepSIM
 - d) Example of a microprogrammed instruction set
- 6. Execution modes
- 7. Interrupts
- 8. Booting a computer
- 9. Performance and parallelism











Examples of more frequent jumps Elemental operations with CU

Jump to address 000100011100 (12 bits) if Z = 1.
Otherwise jump to the next one.

Elemental operation	Signals
If (Ζ) μPC=000100011100	A0=0, B=0, C=0110 ₂ , mADDR=000100011100 ₂

Salto incondicional a la dirección 000100011111

Elemental operation	Signals
μPC=000100011111	A0=0, B=1, C=0000 ₂ , mADDR=000100011111 ₂

Jump to first μaddress of the μprogram related to OC


Elemental operation	Signals
Jump to OC	A0=1, B=0, C=0000 ₂

A0	В	C3	C2	СІ	C0	Acción
0	0	0	0	0	0	Siguiente µDirección
0	I	0	0	0	0	Salto incondicional a MADDR
0	0	0	0	0	I	Salto condicional a MADDR si INT = I (*)
0	I	0	0	I	0	Salto condicional a MADDR si IORdy = 0 (*)
0	I	0	0	I	I	Salto condicional a MADDR si MRdy = 0 (*)
0	0	0	I	0	0	Salto condicional a MADDR si U = I (*)
0	0	0	I	0	I	Salto condicional a MADDR si I = I (*)
0	0	0	I	I	0	Salto condicional a MADDR si $Z = I$ (*)
0	0	0	I	I	I	Salto condicional a MADDR si N = I (*)
0	0	I	0	0	0	Salto condicional a MADDR si O = I (*)
I	0	0	0	0	0	Salto a μProg. (ROM c02μaddr)
I	I	0	0	0	0	Salto a fetch (µDir = 0)


- (*) If the condition is not satisfied \rightarrow Next μ Address
- Remaining entries → indefinite behaviour


45


Microinstruction format




C0 C7	Load register
Ta,Td	Tristate buffers to bus
TITI0	Tristate buffers
M1,M2, M7, MA, MB	Multiplexors
SelP	State register selector
LC	Load in Register File
SE	Sign extensión
Size, Offset	Selector of IR register
BW	Size of memory Access
R,W	Main memory operation
IOR, IOW	I/O operation
INTA	INT selector
I	Enables interuptions
U	User/kernel modes












$$\begin{split} & \text{IR:} \quad D_{31}D_{30}D_{29}D_{28}D_{27}D_{26}D_{25}\ldots\ldots D_{4}D_{3}D_{2}D_{1}D_{0} \\ & \text{If Displ} = 11011 \quad \rightarrow \quad \text{Output} = \quad D_{31}D_{30}D_{29}D_{28}D_{27} \\ & \text{If Displ} = 00000 \quad \rightarrow \quad \text{Output} = \quad D_{4}D_{3}D_{2}D_{1}D_{0} \\ & \text{If Displ} = 10011 \quad \rightarrow \quad \text{Output} = \quad D_{23}D_{22}D_{21}D_{20}D_{19} \\ & \text{If Displ} = 01011 \quad \rightarrow \quad \text{Output} = \quad D_{15}D_{14}D_{13}D_{12}D_{11} \end{split}$$









- If MR = 1, RA is obtained directly from the μ Instruction
- If MR = 0, RA is obtained from a field of the instruction (in IR)

If the format of an instruction stored in IR is:




- If you want to select the field with the Reg 2 in port B of the register file \rightarrow SelB = 10000 (RB is obtained from bits 20...16 of IR)
- If you want to select the field with the Reg 3 in port A of the register file \rightarrow SelA = 01011 (RA is obtained from bits 15...11 of IR)
- If you want to select the field with the Reg I in port C of the register file \rightarrow SelC = 10101 (RC is obtained from bits 25...21 of IR)

Selection of the ALU operation code



- If MC = I, the operation code of the ALU is obtained directly from the microinstruction (SelCop)
- If MC = 0, the operation code of the ALU is obtained from the last four bits stored in the instruction register (IR)

Exception codes



ExCode:

- Allows to have an immediate value of any 4 bits,
- Especially useful for generating the interrupt vector to be used when an exception occurs in the instruction.

Contents

- Computer elements
- 2. Processor organization
- 3. The control unit
- 4. Execution of instructions
- 5. Control unit design
 - a) Tasks in the design of a control unit
 - b) Microprogram control unit
 - c) Control unit in WepSIM
 - d) Example of a microprogrammed instruction set
- 6. Execution modes
- 7. Interrupts
- 8. Booting a computer
- 9. Performance and parallelism

Example

▶ Instruction for microprogramming with WepSIM*:

Instruction	Operation code	Meaning
ADD Rd, Rf1, Rf2	000000	Rd ← RfI+ Rf2
LI R, value	000001	R ← value
LW R, addr	000010	$R \leftarrow MP[addr]$
SW R, addr	000011	MP[addr] ← R
BEQ Rf1, Rf2, off1	000100	if (RfI == Rf2) PC ← PC +offI
J addr	000101	PC ← addr
HALT	000110	HALT (infinite loop)

^{*} Memory answer in one cycle

Design with the WepSIM control unit

- For each machine instruction:
 - RTL (register transfer language) for every clock cycle
 - Translate the behavior to values of each control signal at each clock cycle

3. Design a circuit that generates the value of each control signal at each clock cycle

Instruction



Sequence of **elementary operations**





- 1. IR <- [PC]
- 2. PC++
- 3. decode
- 4. R0 <- R1

Sequence of **control signals** for each elementary operation



Circuit that generates signals: Microprogrammed control





▶ FETCH

Cycle	Elemental Op.	
0	MAR ← PC	
1	MBR ← MP	
	PC ← PC + 4	
2	IR ← MBR	
3	Decodificación	

Design with the WepSIM control unit

- For each machine instruction:
 - Define the behavior using RTL (register transfer language) for every clock cycle

Instruction




Sequence of **elementary** operations

- mv R0 R1
- 1. IR <- [PC]
- 2. PC++
- 3. decode
- 4. R0 < -R1

2 Translate the behavior to values of each control signal at each clock cycle


Sequence of **control** signals for each elementary operation



Design a circuit that generates the value of each

control signal at each clock cycle

Circuit that generates signals: Microprogrammed control



WepSIM: FETCH example

▶ FETCH

Cycle	Elemental Op.	Activated signals (rest to 0)	С	В АО
0	MAR ← PC	T2, C0	0000	0 0
1	MBR ← MP	Ta, R, BW=11, C1, M1	0000	0 0
	PC ← PC + 4	M2, C2	0000	0 0
2	IR ← MBR	TI, C3	0000	0 0
3	Decode		0000	0 I

Design with the WepSIM control unit

- For each machine instruction:
 - RTL (register transfer language) for every clock cycle
 - Translate the behavior to values of each control signal at each clock cycle

Instruction




Sequence of **elementary operations**



- 1. IR <- [PC]
- 2. PC++
- 3. decode
- 4. *R0* <- *R1*




Sequence of **control signals** for each elementary operation



3. Design a circuit that generates the value of each control signal at each clock cycle

Circuit that generates signals: Microprogrammed control



Microprograms in WepSIM

C.	E.O.	Activated signals
0	MAR ← PC	T2, C0
	MBR ← MP, PC ← PC + 4	Ta, R, BW=11, C1, M1, M2, C2
2	IR ← MBR	ті, С3
3	Decod.	A0=1, B=0, C=0

Skeleton

<List of microcodes>

<Register section>

<Pseudoinstrucions>

```
begin
  fetch: (T2, C0=1),
          (Ta, R, BW=II, CI, MI),
          (M2, C2, T1, C3),
          (A0, B=0, C=0)
registers {
      0=(zero, x0), I=(ra, xI), 2=(sp, x2)(stack\_pointer),
      3=(gp, \times 3), 4=(tp, \times 4), 5=(t0, \times 5),
      6=(t1, x6), 7=(t2, x7), 8=(s0, x8),
      9=(s1, x9), 10=(a0, x10), 11=(a1, x11),
      12=(a2, \times 12), 13=(a3, \times 13), 14=(a4, \times 14),
      15=(a5, \times 15), 16=(a6, \times 16), 17=(a7, \times 17),
      18=(s2, \times 18), 19=(s3, \times 19), 20=(s4, \times 20),
      21=(s5, \times 21), 22=(s6, \times 22), 23=(s7, \times 23),
      24=(s8, \times 24), 25=(s9, \times 25), 26=(s10, \times 26),
      27=(s11, x27), 28=(t3, x28), 29=(t4, x29),
      30=(t5, \times 30), 31=(t6, \times 31)
```

▶ ADD Rd, RfI, Rf2

Cycle	Elemental Op.	Activated signals (rest to 0)	С	B A0
0	Rd ← RfI + Rf2	SelA=10000 (16), SelB=01011 (11), MC=0,T6, SelP=11, C7, M7, SelC=10101 (21), LC	0000	II

	6 bits	5 bits	5 bits	5 bits	7 bit	s 4 bits	
	000000	Rd	Rf1	Rf2		not used	1010
31	26 2	25 21	1 20 16	15	11	10 4	13 0

▶ ADD Rd, Rf1, Rf2

Cycle	Elemental Op.	Activated signals (rest to 0)	С	В	A0
0	Rd ← RfI + Rf2	SelA=10000 (16), SelB=01011 (11), SelCop=1010, MC=1, SelP=11, C7, M7, T6, SelC=10101 (21), LC	0000	I	I

6 bits	5 bit	S	5 bits	5 bits	11 bits	
O.C.	R	d	Rf	Rf2	not used	
31	26 25	21 20	0 16	15	11 10	0

Defining instructions in WepSIM

WepSIM: ADD examples

```
ADD R1,R2, R3 {
       co = 100000,
       nwords=1,
       RI = reg(25,21),
       R2 = reg(20, 16),
       R3 = reg(15, 11),
            (SelA=01011, SelB=10000,
            SelCop=1010, MC, T6, SelP=11, M7, C7,
            SelC=10101, LC, A0=1, B=1, C=0)
```

▶ LI R, value

Cycle	Elemental Op.	Activated signals (rest to 0)	C	В	A0
0	R ← IR (value)	LC SelC = 10101 (21) T3, Size = 10000 Offset= 00000 SE=1	0000	I	I

6 bits		5 bits	5 bits	16 bits
O.C.		R	not used	value of 16 bits
31	26 25	2	1 20 1	6 15 0

▶ LW R addr # sync memory, I clock cycle

Cycle	Elemental Op.	Activated signals (rest to 0)	C	ВА	0
0	MAR ← IR (addr)	T3, C0 Size = 10000, Offset= 00000	0000	0	0
I	MBR ← MP[MAR]	Ta, R, BW = 11, C1, M1	0000	0	0
2	R ← MBR	TI, LC, SelC = 10101	0000	Ī	I

6 bits		5 bits		5 bits	16 bits	
O.C.		R		not used	value of 16 bit	S
31	26 2:	5	21	1 20 1	16 15	0

LW R addr # async memory (MRdy=1 for ready)

Ciclo	Op. Elemental	Señales activadas (resto a 0)	С	B A0
0	MAR ← IR (addr)	T3, C0 Size = 10000, Offset= 00000	0000	0 0
I	while (!MRdy) MBR ← MP[MAR]	Ta, R, BW = II, CI, MI, MADDR=µAdd of this µinstruction	0011	1 0
2	R ← MBR	TI, LC, SelC = 10101	0000	I I

This microinstruction is beening executed while MRdy==0

SW R addr # sync memory, I clock cycle

Ciclo	Op. Elemental	Señales activadas (resto a 0)	U	В	A0
0	MBR ← R	T9, C1, SelA=10101	0000	0	0
I	MAR ← IR(addr)	T3, C0, Size = 10000, offset= 00000	0000	0	0
2	MP[addr] ← MBR	Td,Ta, BW = 11,W	0000	I	I

6 bits		5 bits		5 bits		16 bits	
O.C.		R		not use	ed	address of 16 bits	
31	26	25	21	1 20	16 1	.5	0

▶ BEQ RfI, Rf2, offset I

Cycle	Elemental Op.	Activated signals (rest to 0)	C B A0
0	RfI- Rf2	SelA=10101, SelB=10000, SelCop=1011, MC, C7, M7, SelP=11	0000 0 0
П	If (Z == 0) goto fetch else next	MADDR = 0	0110 1 0
2	RTI ←PC	T2, C4	0000 0 0
3	RT2 ← IR(offset I)	Size = 10000, Offset = 00000, T3,C5	0000 0 0
4	PC ← RTI +RT2	MA, MB=01, SelCop=1010, MC, T6, C2	0000 I I

6 bits	5 b	its	5 bits	16 bits	
O.C.	R	f1	Rf2	offset1	
31	26 25	21 2	20 16	15	0

Defining instructions in WepSIM

WepSIM: BEQ example

```
BEQ RI, R2, desp {
                                                    label, represents a
        co = 000100.
                                                    μaddress
        nwords=1,
        RI = reg(25,21),
        R2 = reg(20, 16),
        desp=address(15,0)rel,
           (T8, C5),
           (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),
           (A0=0, B=I C=II0, MADDR=bck2ftch),
           (T5, M7 \leq 0, C7),
           (T2, C4),
           (SE=1, OFFSET=0, SIZE=10000, T3, C5),
           (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),
 bck2ftch: (T5, M7=0, C7),
           (A0=I, B=I, C=0)
```

J addr

Cycle	Elemental Op.	Activated signals (rest to 0)	C B A0
0	PC ← IR (addr)	C2,T3, size = 10000, offset= 00000	0000

6 bits		10 bits	16 bits	
CO		not used	address of 16 bits	
31	26 25	1	6 15	0

Contenido

- Computer elements
- 2. Processor organization
- 3. The control unit
- 4. Execution of instructions
- 5. Control unit design
- 6. Execution modes
- 7. Interrupts
- 8. Booting a computer
- 9. Performance and parallelism


Execution modes

- ▶ It is indicated by a bit in the status register (U)
- At least 2 modes:
 - User Mode
 - The processor cannot execute privileged instructions (e.g.: I/O instructions, interrupt enable instructions, ...)
 - If a user process executes a privileged instruction, an interruption (exception) occurs
 - Kernel Mode
 - Reserved to the operating system
 - The processor can execute the entire repertoire of instructions

Contenido

- Computer elements
- 2. Processor organization
- 3. The control unit
- 4. Execution of instructions
- 5. Control unit design
- 6. Execution modes
- 7. Interrupts
- 8. Booting a computer
- 9. Performance and parallelism

Interrupts: panoramic view




- ▶ Condition detected by the Control Unit that breaks the normal execution sequence:
 - The current program is stopped.
 - The execution is transferred to another program that attend the interruption (Interrupt Service Routine a.k.a. ISR)
 - When the ISR ends, the execution of the interrupted program is resumed.
- Example of causes:
 - When a peripheral requests the attention of the processor,
 - When an error occurs in the execution of the instruction, Etc.

Classification of interruptions

Asynchronous


- Excepciones hardware asíncronas
 - Faults or errors in hardware not related to current instruction: printer without paper, power failure, etc.
- External interruptions
 - When a peripheral (or CPU) requests the attention of the CPU: Peripherals, clock interruption, etc.
- Synchronous
 - Synchronous hardware exceptions
 - When an error occurs in the execution of the instruction: Division by zero, access to an illegal memory position, etc.
 - System calls
 - Special machine instructions that generate an interruption to activate the operating system (request an operating system service)

Asynchronous Hardware Exceptions and External Interrupts WepSIM: in



- They cause an unscheduled sequence break
 - Before doing the fetch cycle, first see if there is any pending interruption, and if so...
 - ...Bifurcation to subroutine of the O.S. that treats it
- It then restores the status and returns control to the interrupted program.
- Asynchronous cause to the execution of the current program
 - Peripheral care
 - Etc.

Synchronous Hardware Exceptions and System Calls Wepsilo



- They cause an unscheduled sequence break
 - Within the microprogram of the ongoing instruction...
 - ...Bifurcation to subroutine of the O.S. that treats it
- It restores the status and returns control to the interrupted program or ends its execution
- Synchronous cause to the execution of the current program
 - Division between zero
 - Etc.


Interrupt Acknowledge Cycle (IAC)

- It is a microcode before the fetch cycle
 - It handles the asynchronous interrupts
- General structure of the IAC:
 - 1. Checks if an interruption signal is activated.
 - 2. If it is activated:
 - 1. Saves the program counter and status register
 - ☐ Equivalent to "push pc, push sr"
 - 2. Switches from user mode to kernel mode
 - \Box Equivalent to "SR.U = 0"
 - 3. Obtains the address of the Interrupt Service Routine (ISR)
 - □ Equivalent to "isr_addr = Vector_interrupts[id_interrupt]"
 - 4. Store the address obtained in the program counter (this way the following instruction will be the first one for the treatment routine)
 - ☐ Equivalent to "PC = isr_addr"

Interrupt Service Routine (ISR)

- It is part of the operating system code
 - ▶ There is one ISR for each interruption that may occur
- General structure of the ISR:
 - 1. Saves the rest of the processor registers (if required)
 - 2. Service the interrupt
 - 3. Restores processor registers saved in (2)
 - 4. Executes a special machine instruction: RETI
 - Resets the status register of the interrupted program (by setting the processor mode back to user mode).
 - Resets the program counter (so that the next instruction is that of the interrupted program).

Vector interrupts



Vector interrupts

- A table of memory addresses of the processing routines associated with each interrupt is used:
 - ▶ The interrupting element supplies the interrupt vector.
 - This vector is an index in a table (stored at main memory) containing the address of the interrupt handler routine.
 - The Control Unit reads the content of this entry and loads the value into the PC register.
- Each operating system fills this table with the addresses of each of the treatment routines (there are dependent on each operating system) at boot time.

Interrupts in a PC


Windows



Linux

```
cloud9@lab.inf:~$ cat /proc/interrupts
           CPU0
 0:
             33
                 IO-APIC
                                        timer
                            2-edge
 1:
                  IO-APIC
                            1-edge
                                        i8042
  6:
                  IO-APIC
                            6-edge
                                        floppy
  8:
              1
                 IO-APIC
                            8-edge
                                        rtc0
  9:
                  IO-APIC
                            9-fasteoi
                                        acpi
                 IO-APIC 11-fasteoi
11:
                                        virtio3, uhci_hcd:usb1
12:
             15
                 IO-APIC 12-edge
                                        i8042
14:
                  IO-APIC 14-edge
                                        ata piix
15:
         289039
                  IO-APIC 15-edge
                                        ata piix
NMI:
                  Non-maskable interrupts
LOC:
        5397142
                 Local timer interrupts
SPU:
                  Spurious interrupts
PMI:
                  Performance monitoring interrupts
IWI:
                  IRQ work interrupts
```


Activation of the status register



It is indicated by a bit located in the status register (I)

Activation of the status register


SELEC operation:



Interrupts by Software. System calls and operating systems.


- The system call mechanism is the one that allows user programs to request the services offered by the operating system
 - Load programs into memory for execution
 - Access to peripheral devices
 - Etc.
- Similar to the system calls offered by the CREATOR simulator
 - WepSIM examples show how system calls are internally implemented.

Interrupts by Software. System calls (example: Linux)




Kernel mode

Interrupts by Software. System calls (example: Linux)



Interrupts by Software. System calls (example: Linux)



Clock interrupts and the operating system

- The signal that governs the execution of machine instructions is divided by a frequency divider to generate an external interruption every certain time interval (a few milliseconds)
- These clock interruptions or ticks are periodic interruptions that allow the operating system to come in and run periodically, preventing a user program from monopolizing the CPU
 - Allows to alternate the execution of various programs on a system given the appearance of simultaneous execution
 - Each time a clock interruption arrives, the program is suspended and the operating system that runs the scheduler is skipped to decide the next program to run

Contenido

- Computer elements
- 2. Processor organization
- 3. The control unit
- 4. Execution of instructions
- 5. Control unit design
- Execution modes
- 7. Interrupts
- 8. Booting a computer
- 9. Performance and parallelism

- ▶ The Reset loads the predefined values in registers:
 - PC ← initial address of the initialization program (in ROM memory)




- The Reset loads the predefined values in registers:
 - PC ← initial address of the initialization program (in ROM memory)
- ▶ The initialization program is executed:
 - System test (POST)



```
Award Modular BIOS v6.00PG, An Energy Star Ally
  Copyright (C) 1984-2007, Award Software, Inc.
Intel X38 BIOS for X38-DQ6 F4
Main Processor : Intel(R) Core(TM)Z Extreme CPU X9650 @ 4.00GHz(333x1Z
CPUID:0676 Patch ID:0000>
Memory Testing : 2096064K OK
Memory Runs at Dual Channel Interleaved
IDE Channel 0 Slave ; WDC WD3200AAJS-00RYA0 12.01801
IDE Channel 1 Slave : WDC WD3Z00AAJS-00RYA0 12.01B01
Detecting IDE drives ...
IDE Channel 4 Master : Mone
IDE Channel 4 Slave : Mone
IDE Channel 5 Master : Mone
IDE Channel 5 Slave : None
<DEL>:BIOS Setup <F9>:XpressRecoveryZ <F1Z>:Boot Menu <End>:Qflash
 9/19/2007-X38-ICH9-6A790G0QC-00
```


- ▶ The Reset loads the predefined values in registers:
 - PC ← initial address of the initialization program (in ROM memory)
- ▶ The initialization program is executed:
 - System test (POST)
 - Load into memory the operating system loader (MBR)



- ▶ The Reset loads the predefined values in registers:
 - PC ← initial address of the initialization program (in ROM memory)
- ▶ The initialization program is executed:
 - System test (POST)
 - Load into memory the operating system loader (MBR)
- The Operating System Loader is executed:
 - Sets boot options


94








- ▶ The Reset loads the predefined values in registers:
 - PC ← initial address of the initialization program (in ROM memory)
- The initialization program is executed:
 - System test (POST)
 - Load into memory the operating system loader (MBR)
- The Operating System Loader is executed:
 - Sets boot options
 - Loads the loading program




- ▶ The Reset loads the predefined values in registers:
 - PC ← initial address of the initialization program (in ROM memory)
- ▶ The initialization program is executed:
 - System test (POST)
 - Load into memory the operating system loader
- The Operating System Load
 - Sets boot options
 - Loads the loading progra
- ▶ The Loading Program is executed:
 - > Sets the initial state of the O.S.
 - Loads the O.S. and executed it.



```
tting system time from the hardware clock (localtime).
      etc/random-seed to initialize /dev/urandom.
nitializing basic system settings ...
etting hostname: engpc23.murdoch.edu.au
IIT: Entering runlevel: 4
 .M ==> Going multiuser..
nitialising advanced hardware
nitialising network
etting up localhost ...
etting up inet1 ...
etting up route ...
etting up fancy console and GUI
pading fc-cache
colinit ==> Going to runlevel 4
tarting services of runlevel 4
 ree86 Display Manager
```

Computer booting summary

- ▶ The Reset loads the predefined values in registers:
 - PC ← initial address of the initialization program (in ROM memory)
- ▶ The initialization program is executed:
 - System test (POST)
 - Load into memory the operating system loader (MBR)
- ▶ The Operating System Loader is executed:
 - Sets boot options
 - Loads the loading program
- ▶ The Loading Program is executed:
 - Sets the initial state of the O.S.
 - Loads the O.S. and executed it.



Contenido

- Computer elements
- 2. Processor organization
- 3. The control unit
- 4. Execution of instructions
- 5. Control unit design
- 6. Execution modes
- 7. Interrupts
- 8. Booting a computer
- 9. Performance and parallelism

Program execution time

Iron law of processor performance

$$Time_{execution} = IN \times CPI \times t_{cycle_CPU} + IN \times AMI \times t_{cycle_mem}$$

IN is the number of instructions of the program

is the average number of clock cycles

to execute an instruction

t_{cycle CPI} is the cycle clock duration

AMI is the average number of memory access

per instruction

t_{cycle mem} is the time needed for a memory access

Factors affecting execution time

	NI	СРІ	t _{cycle_CPI}	AMI	t _{cycle_mem}
Program	√			√	
Compiler	✓	√		>	
Instruction set	✓	√	✓	>	
Organization		√	✓		✓
Technology			✓		✓

Instruction level parallelism

- Concurrent execution of several machine instructions
- ▶ Combination of elements working in parallel:
 - Pipelined processor: use pipelines in which multiple instructions are overlapped in execution
 - Superscalar processor: multiple independent instruction pipelines are used. Each pipeline can handle multiple instructions at a time
 - Multicore processor: several processors or cores in the same chip

Segmentation of instructions



Stages in the execution of instructions:

▶ IF: Instruction fetch


D: Decoding

RO: Read operands


EX: Execution

WO: Write operands

Model of processor based on datapath (without internal bus)



Segmentation of instructions without pipeline



Stages in the execution of instructions:

▶ IF: Instruction fetch


D: Decoding

RO: Read operands

EX: Execution


WO: Write operands

Segmentation of instructions without pipeline




- If each phase takes N clock cycles, then:
 - One instruction takes 5*N clock cycles to be executed
 - ▶ 1/5 of instruction is issued every N clock cycles

Segmentation of instructions with pipeline



- If each phase takes N clock cycles, then:
 - One instruction takes 5*N clock cycles to be executed
 - One instruction is issued every N clock cycles


Superescalar




▶ Pipeline with several functional units in parallel

Multicore

Multiples processors in the same chip





ARCOS Group

uc3m Universidad Carlos III de Madrid

L4: The processor (2/2) Computer Structure

Bachelor in Computer Science and Engineering
Bachelor in Applied Mathematics and Computing
Dual Bachelor in Computer Science and Engineering and Business Administration

