RISC-V Reference Guide (CREATOR Simulator)

| System Calls (ecall) | | | | |
|----------------------|-----------|----------------------------------|---------------|--|
| Service | Call Code | Arguments | Result | |
| Print_init | I | a0 = interger | | |
| Print_float | 2 | fa0 = float | | |
| Print_double | 3 | fa0 = double | | |
| Print_string | 4 | a0 = string addr. | | |
| Read_int | 5 | | Integer in a0 | |
| Read_float | 6 | | Float in fa0 | |
| Read_double | 7 | | Double in fa0 | |
| Read_string | 8 | a0 = string addr. a1 = length | | |
| Sbrk | 9 | a0 = length | Address in a0 | |
| Exit | 10 | | | |
| Print_char | H | a0 = ASCII code | | |
| Read_char | 12 | | Char in a0 | |

| Integer Registers | | | |
|--------------------------|--|--|--|
| Register Name | Usage | | |
| zero | Constant 0 | | |
| ra | Return address (routines/functions) | | |
| sp | Stack pointer | | |
| gp | Global pointer | | |
| tp | Thread pointer | | |
| t0t6 | Temporary (NOT preserved across calls) | | |
| s0s11 | Saved temporary (preserved across calls) | | |
| a0, a1 | Arguments for functions / return value | | |
| a2a7 | Arguments for functions | | |
| Floating-point registers | | | |
| ft0ft11 | Temporary (NOT preserved across calls) | | |
| fs0fs11 | Saved temporary (preserved across calls) | | |
| fa0, fa1 | Arguments for functions / return value | | |
| fa2fa7 | Arguments for functions | | |

| Data transfor | Authoratic (Floating point of d) | | | |
|--|--|--|--|--|
| Data transfer li rd, n rd = n (PseudoInst, n-> 32 bits) | Arithmetic (Floating-point, .s/.d) fmv.s | | | |
| | fadd.s rd, rs1, rs2 | | | |
| ., | | | | |
| | | | | |
| Arithmetic (integer) | | | | |
| add | fdiv.s rd, rs1, rs2 | | | |
| , , , | fmin.s rd, rs1, rs2 | ` ' ' | | |
| sub rd, rs1, rs2 rd = rs1- rs2 | fmax.s rd, rs1, rs2 | (, , , | | |
| mul rd, rs1, rs2 rd = rs1* rs2 div rd, rs1, rs2 rd = rs1/rs2 | fsqrt.s rd, rs fmadd.s rd, rs1, rs2 | rd = sqrt(rs) 2, rs3 rd = rs1*rs2+rs3 | | |
| | | | | |
| | fmsub.s rd, rs1, rs2 | rd = rs | | |
| Logical (integer) and rd, rs1, rs2 rd = rs1 AND rs2 | | rd = -rs | | |
| | fneg.s rd, rs | ger $\leftarrow \rightarrow$ Floating point | | |
| , , , | | | | |
| or rd, rs1, rs2 rd = rs1 OR rs2 ori rd, rs1, n rd = rs1 OR n (n-> 12 bits) | | rd = rs single = integer rd = rs integer = single | | |
| | · | | | |
| | | rison (integer), n -> 12 bits | | |
| neg rd, rs1 rd = (!rs1)+1 (two's complement) xor rd, rs1, rs2 rd = rs1 XOT rs2 | slt rd, rs1, rs2 sltu rd, rs1, rs2 | if (s(rs1) < s(rs2)) rd = 1; else rd = 0 if (u(rs1) < u(rs2)) rd = 1; else rd = 0 | | |
| | | 1 1 1 1 1 | | |
| srli rd, rs1, n rd = rs1 >> n logical, n-> 5 bits | slti rd, rs1, n sltiu rd, rs1, n | if (s(rs1) < s(n)) rd = 1; else rd = 0 if (u(rs1) < u(5)) rd = 1; else rd = 0 | | |
| slli rd, rs1, n rd = rs1 << n n-> 5 bits srai rd, rs1, n rd = rs1 >> n arithmetic, n-> 5 bits | sltiu rd, rs1, n seqz rd, rs1 | if (u(rs1) < u(s)) rd = 1; else rd = 0 if (rs1 == 0) rd = 1; else rd = 0 | | |
| | . , | if (rs1 != 0) rd = 1; else rd = 0 | | |
| sra | · · · · · · · · · · · · · · · · · · · | if (rs1 > 0) rd = 1; else rd = 0 | | |
| | -0, - | if (rs1 < 0) rd = 1; else rd = 0 | | |
| | | , , , | | |
| Branch instructions (integer registers) | Comparison (floating point) (rd=int register, rs1 and rs2 floating point register) | | | |
| beg t0 t1 etig Jump to etig if t0==t1 | feg.s rd, rs1, rs2 | if (rs1== rs2) rd= 1;else rd = 0 (float) | | |
| bne t0 t1 etiq Jump to etiq if t0!=t1 | fle.s rd, rs1, rs2 | if (rs1<= rs2) rd= 1;else rd = 0 (float) | | |
| blt t0 t1 etiq Jump to etiq if t0 <t1< td=""><td>flt.s rd, rs1, rs2</td><td>if (rs1< rs2) rd= 1;else rd = 0 (float)</td></t1<> | flt.s rd, rs1, rs2 | if (rs1< rs2) rd= 1;else rd = 0 (float) | | |
| bltu t0 t1 etiq Jump to etiq if t0 <t1 (unsigned)<="" td=""><td>feq.d rd, rs1, rs2</td><td>if (rs1== rs2) rd= 1;else rd = 0 (double)</td></t1> | feq.d rd, rs1, rs2 | if (rs1== rs2) rd= 1;else rd = 0 (double) | | |
| bge t0 t1 etiq Jump to etiq if t0>=t1 | fle.d rd, rs1, rs2 | if (rs1<= rs2) rd= 1;else rd = 0 (double) | | |
| bgeu t0 t1 etiq Jump to etiq if t0>=t1 (unsigned) | flt.d rd, rs1, rs2 | if (rs1< rs2) rd= 1;else rd = 0 (double) | | |
| bgt t0 t1 etiq Jump to etiq if t0>t1 | Function Calls | | | |
| bgtu t0 t1 etiq Jump to etiq if t0>t1 (unsigned) | jal ra, address | ra = PC; PC = address | | |
| ble t0 t1 etiq Jump to etiq if t0 <t1< td=""><td>ir ra</td><td>PC = ra</td></t1<> | ir ra | PC = ra | | |
| bleu t0 t1 etiq Jump to etiq if t0 <t1 (unsigned)<="" td=""><td>7</td><td>Hardware Counter</td></t1> | 7 | Hardware Counter | | |
| j etiq PC = PC + etiq | rdcycle rd | rd = number of elapsed clk. cycles | | |
| Memory Access (integer registers) | , | , , | | |
| la rd, address rd = address address->32 bits | Memory access (floating point) flw rd, n(rs1) rd = Memory[n+rs1] load float | | | |
| 1b | fsw rd, n(rs1) | Memory[n+rs1] = rd store float | | |
| 1bu rd, n(rs1) rd = Memory[n+rs1] load byte unsigned | fld rd, n(rs1) | rd = Memory[n+rs1] load double | | |
| lw rd, n(rs1) rd = Memory[n+rs1] load word | fsd rd, n(rs1) | Memory[n+rs1] = rd store double | | |
| sb rd, n(rs1) Memory[n+rs1] = rd store byte | 130 10, 11(131) | remory[mrs1] = ra score double | | |
| sw rd, n(rs1) Memory[n+rs1] = sw store word | | | | |
| | | Florities and at Classification | | |
| Conversion Operations | ith sign fclass.s | Floating-point Classification | | |
| fort.w.s rd, rs1 From single precision (fs1) to integer (rd) w | | | | |
| fcvt.wu.s rd, rs1 From single precision (fs1) to integer (rd) w fcvt.s.w rd. rs1 From integer with sign (rs1) to single precisi | | - ' | | |
| | | in rd Meaning -Inf, +Inf | | |
| | | Normalized negative | | |
| 1 1 1 | , , | Not normalized negative | | |
| 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 | | -0, +0 | | |
| | | Normalized positive | | |
| fcvt.d.wu rd, rs1 From integer without sign (rs1) to double prec fcvt.s.d rd, rs1 From double (rs1) to single precision (rd) | 6 | Not normalized positive | | |
| | 8, 9 | NaN NaN | | |
| fcvt.d.s rd, rs1 From single (rs1) to double precision (rd) 8, 9 NaN | | | | |

