#### **ARCOS Group**

### uc3m Universidad Carlos III de Madrid

### Lesson 4 (II) The processor


Computer Structure
Bachelor in Computer Science and Engineering




#### Contents


- Computer elements
- 2. Processor organization
- 3. Control unit
- 4. Execution of instructions
- 5. Control unit design
- 6. Execution modes
- 7. Interrupts
- 8. Computer startup
- 9. Performance and parallelism


#### Control Unit





#### Control Unit





- Every control signal is function of the values of:
  - The content of the IR
  - ► The content of **SR**
  - The period of time (clock)

#### For each machine instruction:

- Define the behavior using RTL (register transfer language) for every clock cycle.
- 2. Translate the behavior to values of each control signal at each clock cycle
- Design a circuit that generates the value of each control signal at each clock cycle

#### For each machine instruction:


- Define the behavior using RTL (register transfer language) for every clock cycle.
- 2. Translate the behavior to values of each control signal at each clock cycle
- 3. Design a circuit that generates the value of each control signal at each clock cycle







Sequence of elementary operations






• decoding






Sequence of **control signals** for each elementary operation




- ▶ For each machine instruction:
  - Define the behavior using RTL (register transfer language) for every clock cycle.
  - 2. Translate the behavior to values of each control signal at each clock cycle
  - 3. Design a circuit that generates the value of each control signal at each clock cycle

### Control techniques

Hardwired (relay logic) control unit



Microprogrammed control unit



### Example


Design of a control unit for a set of 4 machine instructions.

#### Instructions to consider:

```
add Rd, Rf: Rd <- Rd + Rf
lw Rd, dir: Rd <- MP[dir]
sw Rf, dir: MP[dir] <- Rf</pre>
```


▶ bz R, dir: if (R==0) PC<- dir</pre>

### State machine for the example




### Control techniques

- ▶ **Two techniques** to design and build the control unit:
  - a) Relay logic
  - b) Programmable logic (microprogrammed)



### Control Unit: relay logic


- Construction by means of logic gates, following logic design methods.
- Characteristics:
  - Laborious and costly circuit design and tuning.
  - Difficult to modify:
    - ▶ Complete redesign.
  - Very fast (used in RISC computers).




## Control Unit: programmable logic

#### microprogramming

- Basic idea: Use a memory (control store) to store the signals of each cycle of each instruction..
- Characteristics:
  - Easy modification
    - Upgrade, expansion, etc.
    - ▶ E.g.: Certain consoles, routers, etc.
  - Easy to have complex instructions
    - ▶ E.g.: Diagnostic routines, etc.
  - Easy to have several sets of instructions
    - Other computers can be emulated.
  - ▶ Simple HW  $\Rightarrow$  hard microcode




## General structure of a microprogrammed control unit



## Microprogrammed control unit.


#### Microinstructions



- Microinstruction: To each word defining the value of each control signal in a cycle of an instruction/fetch+IAC
- The microinstructions
  - have one bit for each control signal.
  - A list of I's and 0's representing the state of each control signal during a period of one instruction.

## Microprogrammed control unit.

#### microprogram and microcode



- microprogram: ordered list of microinstructions, which represent the chronogram of a machine instruction.
- **microcode**: set of microprograms of a machine.

### Contents of the control memory



- ▶ FETCH: get next instruction
  - ▶ IAC: interrupt acknowledge cycle.
  - ▶ IR<- Mem[PC], PC++, jump-to-O.C.</p>
- Microprograms:one for every machine instruction
  - fetch rest of operands (if any)
    - Updates PC on multi-word instructions
  - Execute the instruction
  - Jump to FETCH

### Microprogrammed control unit structure


#### Three basic conditions:

- I. Sufficient control memory to store all microprograms corresponding to all instructions.
- 2. Procedure for associating each instruction with its microprogram
  - Procedure that converts the instruction operation code to the control memory address where your microprogram starts..
- 3. Sequencing mechanism to read successive microinstructions, and to branch to another microprogram when the current one is finished.

#### Two alternatives:


- Explicit sequencing.
- 2. Implicit sequencing.

## Microprogrammed C.U. structure with explicit sequencing




- Control memory stores all μprograms, where each μinstruction provides the next μinstruction μaddress
- The OC represents the μAddress of the first μinstruction associated with the machine instruction.

## Microprogrammed C.U. structure with explicit sequencing





- Control memory stores all μprograms, where each μinstruction provides the next μinstruction μaddress
- Problem: large amount of control memory for instruction sequencing, required stores the next µaddress

## Microprogrammed C.U. structure with implicit sequencing




- Control memory stores all microprograms consecutively in the control memory.
- The ROM/PLA associates each instruction with its microprogram (first μaddress, μconditional μinstruction (+1), μconditional μbifurcations or μloops).
- Next µinstruction (+1), conditional µbifurcations or µloops






μAddr for 1st μI of μP 1

 $\mu$ Addr for 1<sup>st</sup>  $\mu$ I of  $\mu$ P N




N




0  $\mu$ Addr for 1<sup>st</sup>  $\mu$ I of  $\mu$ P 0


1  $\mu$ Addr for 1<sup>st</sup>  $\mu$ I of  $\mu$ P 1


N μAddr for 1<sup>st</sup> μI of μP N







The Operation Code (OC) is at the Instruction Register (IR)










#### Microinstruction format

Microinstruction format: specifies the number of bits and the meaning of each bit.




#### Signals grouped into fields:

- Tristate bus signals
- ALU signals
- Registers file signals
- Main memory signals
- Multiplexor signals


### Example of state machine

## Example for a computer with only 4 machine instructions



### Microinstructions for the example

Example for a computer with only 4 machine instructions




## Microcode for the example


add r1, r2
lw r1, dir
bz dir
sw r1


	00	Cl	C2	C3	C4	C5	92	C2	T1	T2	Т3	T4	T5	9L	T7	8L	41 L	T10	LE	MA	MB1	MB0	MI	M2	M7	R	*	Та	Дq	_
ufetch0	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1
ufetch1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	fetch
ufetch2	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
µadd0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	add
μlw0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
μw1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	lw
µlw2	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
μsw0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
µsw1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	sw
µsw3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	
µbz0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	bz
μbz1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	


#### Microprogrammed control unit for the example





### Control Unit in WepSIM











A0	В	C3	C2	CI	C0	Action			
0	0	0	0	0	0	Next µAddress			
0	ı	0	0	0	0	Unconditional jump to MADDR			
0	0	0	0	0	I	Conditional jump to MADDR if INT = I (*)			
0	I	0	0	I	0	Conditional jump to MADDR if IORdy = 0 (*)			
0	I	0	0	I	I	Conditional jump to MADDR if MRdy = 0 (*)			
0	0	0	I	0	0	Conditional jump to MADDR if U = I (*)			
0	0	0	I	0	I	Conditional jump to MADDR if I = I (*)			
0	0	0	I	I	0	Conditional jump to MADDR if $Z = I$ (*)			
0	0	0	I	I	I	Conditional jump to MADDR if $N = I$ (*)			
0	0	I	0	0	0	Conditional jump to MADDR if O = I (*)			
I	0	0	0	0	0	Jump to μProg. (ROM c02μaddr)			
I	I	0	0	0	0	Jump to fetch (µDir = 0)			

- ▶ (\*) If the condition is not satisfied  $\rightarrow$  Next  $\mu$ Address
- ▶ Rest of entries → undefined behavior

# Example

#### Elemental operations with CU

Jump to address 000100011100 (12 bits) if Z = 1.
Otherwise jump to the next one.

Elemental operation	Signals
If (Z) μPC=000100011100	A0=0, B=0, C=0110 <sub>2</sub> , mADDR=000100011100 <sub>2</sub>

Unconditional jump to address 000100011111

Elemental operation	Signals
μPC=000100011111	A0=0, B=1, C=0000 <sub>2</sub> , mADDR= <b>000100011111</b> <sub>2</sub>


Jump to first μaddress of the μprogram related to OC

Elemental operation	Signals
Jump to OC	A0=1, B=0, C=0000 <sub>2</sub>

## Example

▶ Jump to the  $\mu$ Address 000100011100 (12 bits) if Z = 1. Otherwise, jump to the next one:


- A0 = 0
- $\triangleright$  B = 0
- C = 0110
- $\mu$ Addr = 000100011100



- Unconditional jump to µAddress 000100011111
  - A0 = 0
  - ▶ B = |
  - C = 0000
  - μAddr = 000100011111


μAddress encoded in bits 72-61 of the μInstruction

#### Microinstruction format





C0 C7	Load register
Ta,Td	Tristate buffers to bus
TITI0	Tristate buffers
M1,M2, M7, MA, MB	Multiplexors
SelP	State register selector
LC	Load in Register File
SE	Sign extensión
Size, Offset	Selector of IR register
BW	Size of memory Access
R,W	Main memory operation
IOR, IOW	I/O operation
INTA	INT selector
1	Enables interuptions
U	User/kernel modes

### Register file selector




### Register file selector Example






RI: 
$$D_{31}D_{30}D_{29}D_{28}D_{27}D_{26}D_{25}.....D_{4}D_{3}D_{2}D_{1}D_{0}$$
  
If  $Displ = 11011 \rightarrow Output = D_{31}D_{30}D_{29}D_{28}D_{27}$   
If  $Displ = 00000 \rightarrow Output = D_{4}D_{3}D_{2}D_{1}D_{0}$   
If  $Displ = 10011 \rightarrow Output = D_{23}D_{22}D_{21}D_{20}D_{19}$   
If  $Displ = 01011 \rightarrow Output = D_{15}D_{14}D_{13}D_{12}D_{11}$ 

### Register file selector




#### Register file selector

If the format of an instruction stored in IR is:




- If you want to select the field with the Reg 2 in gate B of the record file  $\rightarrow$  SelB = 10000 (RB is obtained from bits 20...16 of IR)
- If you want to select the field with the Reg 3 in port A of the record file  $\rightarrow$  SelA = 01011 (RA is obtained from bits 15...11 of IR)
- If you want to select the field with the Reg I in gate C of the record file  $\rightarrow$  SelC = 10101 (RC is obtained from bits 25...21 of IR)

### Selection of the ALU operation



- If MC = I, the operation code of the ALU is obtained directly from the microinstruction (SelCop)
- If MC = 0, the operation code of the ALU is obtained from the last four bits stored in the instruction register

#### Exception codes



#### ExCode:

- Allows to have an immediate value of any 4 bits,
- Especially useful for generating the interrupt vector to be used when an exception occurs in the instruction.

#### Examples

▶ Instruction to microprogramming with WepSIM\*:

Instruction	Operation code	Meaning
ADD Rd, Rf1, Rf2	000000	Rd ← RfI+ Rf2
LI R, value	000001	R ← value
LW R, addr	000010	$R \leftarrow MP[addr]$
SW R, addr	000011	MP[addr] ← R
BEQ Rf1, Rf2, off1	000100	if (RfI == Rf2) PC ← PC +offI
J addr	000101	PC ← addr
HALT	000110	HALT (infinite loop)

<sup>\*</sup> Memoria de un ciclo

51

#### ▶ FETCH

Cycle	Elemental Op.	Activated signals (rest to 0)	С	В А0
0	MAR ← PC	T2, C0	0000	0 0
1	MBR ← MP	$T_a, R, BW = II, CI, MI$	0000	0 0
	PC ← PC + 4	M2, C2	0000	0 0
2	IR ← MBR	TI, C3	0000	0 0
3	Decode		0000	0 I

#### ▶ ADD Rd, RfI, Rf2

Cycle	Elemental Op.	Activated signals (rest to 0)	С	В	A0
0	Rd ← RfI + Rf2	SelCop = 1010, MC SelP=11, C7, M7 T6, LC SelA = 10000 (16) SelB = 01011 (11) SelC = 10101 (21)	0000	I	

6 bits	5 bit	S	5 bits	5 bits	11 bits	
O.C.	R	d	Rf	Rf2	not used	
31	26 25	21 20	16	15 11	10	0

### Microprogrammed instructions (another)

#### ▶ ADD Rd, RfI, Rf2

Cycle	Elemental Op.	Activated signals (rest to 0)	С	В	A0
0	Rd ← RfI + Rf2	SelCop = 1010, MC SelP=11, C7, M7 T6, LC SelA = 10000 (16) SelB = 01011 (11) SelC = 10101 (21)	0000	I	I

	6 bits	5 bits	5 bits	5 bits 7 bi	ts 4 bits	
	000000	Rd	Rf1	Rf2	not used	1001
31	26 2	25 2	1 20 16	15 11	10 4	13 0

#### ▶ LI R, value

Cycle	Elemental Op.	Activated signals (rest to 0)	C	В	A0
0	R ← IR (value)	LC SelC = 10101 (21) T3, Size = 10000 Offset= 00000 SE=1	0000	Ī	_

6 bits	5 bi	ts 5	bits	16 bits	
O.C.		R n	ot used	value of 16 bits	
31	26 25	21 20	16 15		0

#### ▶ LW R addr # sync memory, I clock cycle

Cycle	Elemental Op.	Activated signals (rest to 0)	С	ВА	0
0	MAR ← IR (dir)	T3, C0 Size = 10000, Offset= 00000	0000	0	0
I	MBR ← MP[MAR]	Ta, R, BW = 11, C1, M1	0000	0	0
2	R ← MBR	TI, LC, SelC = 10101	0000	l	I

6 bits	5 bits	5 bits	s	16 bits	
O.C.	R	not	used	address of 16 bits	
31	26 25	21 20	16 15		0

LW R addr # async memory (MRdy=1 for ready)

Cycle	Elemental Op.	Activated signals (rest to 0)	C B A0
0	MAR ← IR (dir)	T3, C0 Size = 10000, Offset= 00000	0000 0 0
I	while (!MRdy) MBR ← MP[MAR]	Ta, R, BW = 11, C1, M1, MADDR=µAdd of this microinstruction	0011 1 0
2	R ← MBR	TI, LC, SelC = 10101	0000 I I

This microinstruction is beening executed while MRdy==0

#### SW R addr # sync memory, I clock cycle

Cycle	Elemental Op.	Activated signals (rest to 0)	C	ВА	.0
0	MBR ← R	T9, C1, SelA=10101	0000	0	0
l	MAR ← IR(addr)	T3, C0, Size = 10000, offset= 00000	0000	0	0
2	MP[addr] ← MBR	Td,Ta, BW = 11,W	0000	l	I

6 bits		5 bits		5 bits		16 bits	
O.C.		R		not used		address of 16 bits	
31	26	25	21	1 20	16 15		0

#### ▶ BEQ RfI, Rf2, offset I

Cycle	Elemental Op.	Activated signals (rest to 0)	С	В	A0
0	Rf1- Rf2	SelCop = 1011, MC, C7, M7 SelP = 11, SelA = 10101 SelB = 10000	0000	0	0
11	If (Z == 0) goto fetch else next	MADDR = 0	0110	I	0
2	RTI ←PC	T2, C4	0000	0	0
3	RT2 ← IR (offset1)	Size = 10000 Offset = 00000, T3,C5	0000	0	0
4	PC ← RTI +RT2	SelCop = 1010, MC, MA, MB=01, T6,C2,	0000	I	I

6 bits	5 bits	5 bits	1	6 bits	
O.C.	Rf	1 Rf2		offset1	
31	26 25	21 20	16 15		0

#### J dir

Cycle	Elemental Op.	Activated signals (rest to 0)	C B A0
0	PC ← IR (dir)	C2,T3, size = 10000, offset= 00000	0000

6 bits		10 bits	16 bits	
O.C.		not used	address of 16 bits	
31	26 25	1	6 15	0

- <List of implemented instructions>
- <Register file specification>
- <Pseudo instructions>

```
begin
{
    fetch: (T2, C0=1),
        (Ta, R, BW=11, C1, M1),
        (M2, C2, T1, C3),
        (A0, B=0, C=0)
}
```

```
ADD R1,R2, R3 {
        co = 000000,
        nwords=1,
        RI = reg(25,21),
        R2 = reg(20, 16),
        R3 = reg(15, 11),
                (SelCop=1010, MC, SelP=11, M7, C7, T6, LC,
                 SelA=01011, SelB=10000, SelC=10101,
                 A0=I, B=I, C=0
```

```
BEQ RI, R2, desp {
                                                 label, represents a
        co = 000100,
                                                 μaddress
        nwords=1,
        RI = reg(25,21),
        R2 = reg(20, 16),
        desp=address(15,0)rel,
           (T8, C5),
           (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),
           (A0=0, B=1, C=110, MADDR=bck2ftch),
           (T5, M7 \leq 0, C7),
           (T2, C4),
           (SE=1, OFFSET=0, SIZE=10000, T3, C5),
           (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),
 bck2ftch: (T5, M7=0, C7),
           (A0=I, B=I, C=0)
```

#### Register specification

```
registers {
         0=$zero, I=$at,
         2=$v0, 3=$vI,
         4=$a0, 5=$a1,
         6=$a2, 7=$a3,
         8=\$t0, 9=\$t1,
         10=$t2, 11=$t3,
         12=$t4, 13=$t5,
         14=$t6, 15=$t7,
         16=\$s0, 17=\$s1,
         18=$s2, 19=$s3,
         20 = \$s4, 21 = \$s5,
         22=\$s6, 23=\$s7,
         24=$t8, 25=$t9,
         26=$k0, 27=$kI,
         28=$gp, 29=$sp (stack pointer),
         30 = f_D, 31 = ra
```