RISC-V Reference Guide (CREATOR Simulator)

System Calls (ecall)							
Service	Call Code	Arguments	Result				
Print_init	1	a0 = interger					
Print_float	2	fa0 = float					
Print_double	3	fa0 = double					
Print_string	4	a0 = string addr.					
Read_int	5		Integer in a0				
Read_float	6		Float in fa0				
Read_double	7		Double in fa0				
Read_string	8	a0 = string addr. a1 = length					
Sbrk	9	a0 = length	Address in a0				
Exit	10						
Print_char	11	a0 = ASCII code					
Read_char	12		Char in a0				

Integer Registers					
Register Name	Usage				
zero	Constant 0				
ra	Return address (routines/functions)				
sp	Stack pointer				
gp	Global pointer				
tp	Thread pointer				
t0t6	Temporary (NOT preserved across calls)				
s0s11	Saved temporary (preserved across calls)				
a0, a1	Arguments for functions / return value				
a2a7	Arguments for functions				
Floating-point registers					
ft0ft11	Temporary (NOT preserved across calls)				
fs0fs11	Saved temporary (preserved across calls)				
fa0, fa1	Arguments for functions / return value				
fa2fa7	Arguments for functions				

Data transfer		Arithmetic (Floating-point, .s/.d)				
li rd, n rd = n (PseudoInst, n-> 32 bits)		fmv.s rd = rs				
mv rd, rs rd = rs	fadd.s	rd, rs1, rs	2	rd = rs1+rs2	d = rs1+rs2	
lui rd, inm	extend) fsub.s	rd, rs1, rs	2	rd = rs1-rs2	d = rs1-rs2	
Arithmetic (integer)		rd, rs1, rs	2	rd = rs1*rs2		
add rd, rs1, rs2 rd = rs1+rs2		fdiv.s rd, rs1, rs2 rd = rs1/rs				
addi rd, rs1, n rd = rs1 + n (n-> 12 bits)		fmin.s rd, rs1, rs2 rd			= min(rs1,rs2)	
sub rd, rs1, rs2 rd = rs1- rs2	fmax.s	fmax.s rd, rs1, rs2 rd = max(rs1,rs2)				
mul rd, rs1, rs2 rd = rs1* rs2		fsqrt.s rd, rs rd = sqrt(rs)				
div rd, rs1, rs2 rd = rs1/rs2		fmadd.s rd, rs1, rs2, rs3 rd = rs1*rs2+rs3				
rem rd, rs1, rs2 rd = rs1% rs2		fmsub.s rd, rs1, rs2, rs3 rd = rs1*rs2-rs3			s3	
Logical (integer)		fabs.s rd, rs rd = rs				
and rd, rs1, rs2 rd = rs1 AND rs2		fneg.s rd, rs rd = -rs				
andi rd, rs, n rd = rs1 AND n (n-> 12 bit			<u> </u>	Floating point		
or rd, rs1, rs2 rd = rs1 OR rs2	fmv.w.x		rd = rs		= integer	
ori rd, rs1, n rd = rs1 OR n (n-> 12 bit		fmv.x.w rd, rs rd = rs integer = single Comparison (integer), n -> 12 bits				
not rd, rs1 rd = !rs1 (one's complemen						
neg rd, rs1 rd = (!rs1)+1 (two's complemen xor rd, rs1, rs2 rd = rs1 XOT rs2		rd, rs1, rs2 rd, rs1, rs2		1) < s(rs2)) rd = (1) < u(rs2)) rd = (1)		
					= 1; else rd = 0	
					= 1; else rd = 0	
					= 1; else rd = 0	
sra rd, rs1, rs2 rd = rs1 >> rs2 arithmetic		rd, rs1	if (rs1		= 1; else rd = 0	
sll rd, rs1, rs2 rd = rs1 << rs2					= 1; else rd = 0	
		rd, rs1	if (rs1		= 1; else rd = 0	
Branch instructions (integer registers)	3102	Comparison (floating point)				
Dranen matractions (integer registers)	(1			rs2 floating poin	t register)	
beg t0 t1 etig Jump to etig if t0==t1	•	rd, rs1, rs2		= rs2) rd= 1;els		
bne t0 t1 etiq Jump to etiq if t0!=t1		rd, rs1, rs2	, , , , , ,			
blt t0 t1 etiq Jump to etiq if t0 <t1< td=""><td></td><td>rd, rs1, rs2</td><td colspan="3"></td></t1<>		rd, rs1, rs2				
bltu t0 t1 etiq Jump to etiq if t0 <t1 (unsigned)<="" td=""><td>rd, rs1, rs2</td><td colspan="3"></td></t1>		rd, rs1, rs2				
bge t0 t1 etiq Jump to etiq if t0>=t1		rd, rs1, rs2	rs2 if (rs1<= rs2) rd= 1;else rd = 0 (double)			
bgeu t0 t1 etiq Jump to etiq if t0>=t1 (unsign	ned) flt.d	·			e rd = 0 (double)	
bgt t0 t1 etiq Jump to etiq if t0>t1			Functio	on Calls		
bgtu t0 t1 etiq Jump to etiq if t0>t1 (unsign	ned) jal r	a, address	ra = PC	; PC = address		
ble t0 t1 etiq Jump to etiq if t0 <t1< td=""><td>jr r</td><td>a</td><td>PC = ra</td><td>1</td><td></td></t1<>	jr r	a	PC = ra	1		
bleu t0 t1 etiq Jump to etiq if t0 <t1 (unsign<="" td=""><td>ned)</td><td colspan="5">Hardware Counter</td></t1>	ned)	Hardware Counter				
j etiq PC = PC + etiq	rdcycle r	rdcycle rd rd = number of elapsed clk. cycles				
Memory Access (integer registers)		Memory access (floating point)				
la rd, address rd = address address->32		flw rd, n(rs1) rd = Men			ory[n+rs1] l oad f loat	
lb rd, n(rs1) rd = Memory[n+rs1] load byte		, , ,		Memory[n+rs1] = rd store float		
					load double	
lw rd, n(rs1) rd = Memory[n+rs1] load word	fsd rd	, n(rs1)	Memory[[n+rs1] = rd	store double	
sb rd, n(rs1) Memory[n+rs1] = rd store byte						
sw rd, n(rs1) Memory[n+rs1] = sd store word						
Conversion Operations		Floating-point Classification				
fcvt.w.s rd, rs1 From single precision (fs1) to inte					Classify single precision	
fcvt.wu.s rd, rs1 From single precision (fs1) to inte		_			Classify double precision	
fcvt.s.w rd, rs1 From integer with sign (rs1) to sing					Meaning	
fcvt.s.wu rd, rs1 From integer without sign (rs1) to s		0, 7			-Inf, +Inf	
fcvt.w.d rd, rs1 From rom double precision (fs1) to i				ed negative		
fcvt.wu.d rd, rs1 From double precision (fs1) to inte				ed negative		
fcvt.d.w rd, rs1 From integer with sign (rs1) to doub		1 1			ad manifelia	
fort.d.wu rd, rs1 From integer without sign (rs1) to d						
fcvt.s.d rd, rs1 From double (rs1) to single precision fcvt.d.s rd, rs1 From single (rs1) to double precision		6	·			
fcvt.d.s rd, rs1 From single (rs1) to double precision	ii (i'u)	8, 9 NaN				

