ARCOS Group

uc3m Universidad Carlos III de Madrid

Lesson 3 (III)

Fundamentals of assembler programming

Computer Structure

Bachelor in Computer Science and Engineering



Contents

- Basic concepts on assembly programming
- ▶ RISC-V₃₂ assembly language, memory model and data representation
- Instruction formats and addressing modes
- Procedure calls and stack convention

Information of an instruction

▶ The instructions:

- Its size is adjusted to one word or multiples words
- ▶ They are divided in fields:
 - Operation to do
 - Operands
 - ☐ There can be implicit operands

op.ALU	reg.	reg.	reg.
0101	0011	1000	1010
add	r1	r2	r3

▶ The instruction format:

- Form of representation of an instruction composed of fields of binary numbers:
 - The field size limits the number of values to encode

Information of an instruction

- Instruction set based on very few formats:
 - Each instruction belongs to one of this available formats
- Example: 3 instruction formats in RISC-V

31	25	24 20	0 19	15	14 12	2 11	7 6	0	
funct7		rs2	rs1		funct3	rd	opcode		R-type
in	m[11:0]]	rs1		funct3	$^{\mathrm{rd}}$	opcode		I-type
imm[11:	5]	rs2	rs1		funct3	imm[4:0]	opcode		S-type
		imm[31:12]	2]			$_{ m rd}$	opcode		U-type

Instruction and pseudoinstruction in RISC-V₃₂

- ▶ An assembly instruction corresponds to a machine instruction
 - A machine instruction occupies 32 bits
 - ► Example: addit1,t1,2
- A pseudo-assembler instruction corresponds to one or several machine instructions.
 - Example I:
 - ▶ The instruction: mv reg2, reg1
 - lt is equivalent to: add reg2, zero, reg1
 - Example 2:
 - ▶ The instruction: li \$t1, 0x00800010
 - It does not fit in 32 bits, but it can be used as a pseudoinstruction.
 - It is equivalent to:
 - □ lui t1, 0x0080
 - □ ori t1, t1, 0x0010

Instruction fields

Each field encodes:

- Operation (Operation code)
 - Instruction and format used

op.ALU	reg.	reg.	**
0101	0011	1000	reg.
add	r1	r2	1010
		- 4	r3

Operands

- Location of operands
- Location for results
- Location of next instruction (in branches)
 - □ Implicit: PC ← PC + '4' (next instruction)
 - \square Explicit: j 0x01004 (PC modified)

Locations of operands

I. In the instruction

li $t0.0 \times 123$

2. In registers (processor)


li t0 0x123

3. Main memory

lw t0 address(x0)

4. Input/output modules


in t0 0xFEB



Kinds of ways to said the locations of operands: addressing modes

I. In the instruction

li t0 0x123



2. In registers (processor)

li t0 0x123

3. Main memory

w to address(x0)

 num(register): represents the address obtained by adding num with the address stored in the register

4. Input/output modules

in t0 0xFEB

Contents

- Basic concepts on assembly programming
- ▶ RISC-V₃₂ assembly language, memory model and data representation
- Instruction formats and addressing modes
- Procedure calls and stack convention

Addressing modes

- Procedure that allows to localize the operands
- Types:
 - Implicit
 - Immediate
 - DirectTo registerTo memory

 - Relative
 To index register
 Base register
 To PC
 To stack

Addressing modes in MIPS

▶ Immediate	value
Direct	
▶ To memory	address
▶ To register	Xr
Indirect	
To memory	
To register	(xr)
Relative to	
□ register	offset(xr)
□ stack	offset(sp)
	beq label l

Addressing modes

- Procedure that allows to localize the operands
- Types:
 - Implicit
 - Immediate
 - DirectTo registerTo memory

 - Relative
 To index register
 Base register
 To PC
 To stack

Implicit addressing

- ▶ The operand is not encoded in one field of instruction.
- Example: auipc a0 0x12345
 - $a0 = PC + (0 \times 12345 << 12).$
 - a0 is an operand, PC is the other one (implicit)

op	rs	16 bits

- ► G/B
 - Good: It is fast because no extra memory access is required.
 - Good: Instructions shorter
 - Bad: limited options

Immediate addressing


- Operand is in one field of the instruction of instruction.
- Example: li a0 0x25
 - ▶ Load 0x25 in register a0
 - ▶ 0x25 is the immediate value

op	rs	16 bits	

- ► G/B
 - ▶ Good: It is fast because no extra memory access is required.
 - ▶ Bad: not always fits within a word ▶ li t1, 0x00800010
 - Equivalent to:
 - lui t1, 0x0080
 - ori t1, t1, 0x0010

Register addressing


- Operand is in a register.
- Example: mv a0 a1
 - a0 and a1 are encoded in the instruction



- G/B:
 - Good: Faster access (no extra memory access required)
 - Good: Small address field
 - Bad: limited number of registers

Direct addressing

- Operand in memory. The instruction encodes the address.
- ► Example: LD RI #0xFFF0 (IEEE 694)
 - Load in RI the word stored in address 0xFFF0



- G/B:
 - Good: capacity is bigger than register file
 - Bad: memory access time is larger than register access time
 - Bad: large fields => large instructions

Addressing modes


- Procedure that allows to localize the operands
- Types:
 - Implicit
 - Immediate
 - DirectTo registerTo memory
 - IndirectTo registerTo memory
 - Relative
 To index register
 Base register
 To PC
 To stack

Direct vs indirect addressing

- Direct addressing indicates where the operand is located:
 - In which register or in which memory location.
- Indirect addressing indicates where the address of the operand is:
 - ▶ That address must be accessed in memory
 - A level (or levels) of addressing is incorporated.

Register indirect addressing

The instruction has the register where the address is stored



- ▶ G/B:
 - Good: Small fields + address in a register can addressing the entire memory
 - Bad: extra memory access (slow execution)
 - Pseudo-instruction: equivalent to lw a0 0(a1)

Indirect addressing

 The instruction has the address where the operand address is stored (not available in MIPS)



Load in RI the item stored in the address stored in ADDR



- G/B:
 - Bad: several memory accesses are required
 - Bad: slower instructions
 - ▶ Good: large address space, addressing can be multilevel (e.g.: [[[.RI]]])

Memory

operand

Address 2

Addressing modes


- Procedure that allows to localize the operands
- Types:
 - Implicit
 - Immediate
 - DirectTo registerTo memory

 - Relative
 Relative
 To index register
 Base register
 To PC
 To stack

Base-register addressing

Example: 1w a0 12(t1)


- □ Load in a0 the word stored in address: t1 + 12
- □ tl represents the base address



Index-register addressing

Example: 1w a0 address(t1)

- □ Load in a0 the word stored in address: t1 + address
- □ tl represents an index (offset from address)



Example (base/index)


```
int v[5] ;
main ()
{
   v[3] = 5 ;

v[4] = 8 ;
}
```

```
.data
 v: .space 20 \# 5_{int} * 4_{bytes/int}
.text
main:
         la t0 v
         li t1 5
         sw t1 12(t0)
         li t0 16
         li t1 8
         sw t1 v(t0)
```


PC-relative addressing

- The program counter (PC):
 - Registers of 32 bits (4 bytes) in a 32-bits computer.
 - PC stores the address of the next instruction to be executed
 - Points to a word (4 bytes) in memory with the instruction to be executed
 - PC in a 32-bits computer is updated by default as PC = PC + 4




PC-relative addressing

- Example: beq x0 a0 label
 - The assembler encode label as the offset from the beq instruction to the memory position associated to label.
 - ▶ Label encoded as displacement (address -> # instructions to jump)
 - If a0 is 0, then PC <- PC + "offset"</p>



PC-relative addressing in MIPS

Instruction beq t0, x1, label is encoded as:



When t0 == xI, what is the value for end label?

Label must be encoded in an "immediate" field

PC-relative addressing in MIPS

▶ Instruction beq t0, x1, label

- When t0 == x1,
 - ▶ PC = PC + offest
 - puedes can be positive or negative
 - what is the value for end label?

```
loop: beq t0, x1, end
...
end: ...
```

- ▶ end = 12
 - When an instruction is executed, the PC points to the next instruction.

```
li t0 8
li t1 4
li t2 1
li t4 0
while: bge t4 t1 end
mul t2 t2 t0
addi t4 t4 1
j while
end: mv t2 t4
```

- end represents the address where the instruction move is stored
- while represents the address where the instruction bge is stored

	li	t0 8
	li	t1 4
	li	t2 1
	li	t4 0
while:	bge	t4 t1 end
	mul	t2 t2 t0
	addi	t4 t4 1
	j	while
end:	mv	t2 t4

Address	Content		
0x0000100	li	t0 8	
0x0000104	li	t1 4	
0x0000108	li	t2 1	
0x000010C	li	t4 0	
0x0000110	bge	t4 t1 end	
0x0000114	mul	t2 t2 t0	
0x0000118	addi	t4 t4 1	
0x000011C	j	while	
0x0000120	mv	t2 t4	

	li	t0 8
	li	t1 4
	li	t2 1
	li	t4 0
while:	bge	t4 t1 <mark>end</mark>
	mul	t2 t2 t0
	addi	t4 t4 1
	j	while
end:	mv	t2 t4

• end encoded as displacement relative to current PC => 12

$$PC = PC + 12$$

• while encoded as displacement relative to current PC => -416

$$PC = PC - 16$$

Address	(Cont	ent
0x0000100	li	t0	8
0x0000104	li	t1	4
0x0000108	li	t2	1
0x000010C	li	t4	0
0x0000110	bge	t4	t1 end
0x0000114	mul	t2	t2 t0
0x0000118	addi	t4	t4 1
0x000011C	j	wł	nile
0x0000120	mv	t2	t4

	li	t0 8
	li	t1 4
	li	t2 1
	li	t4 0
while:	bge	t4 t1 end
	mul	t2 t2 t0
	addi	t4 t4 1
	j	while
end:	mv	t2 t4


• end encoded as displacement relative to current $PC \Rightarrow 12$

$$PC = PC + 12$$

• while encoded as displacement relative to current $PC \Rightarrow -16$


Address	Content			
0x0000100	li	t0 8		
0x0000104	li	t1 4		
0x0000108	li	t2 1		
0x000010C	li	t4 0		
0x0000110	bge	t4 t1 12		
0x0000114	mul	t2 t2 t0		
0x0000118	addi	t4 t4 1		
0x000011C	j	-16		
0x0000120	mv	t2 t4		

- SP: Stack Pointer)
 - Register with 32 bits in RISC-V₃₂
 - Stores the address of the top of the stack.
 - Two operations:



PUSH Reg Push the content of a register (item) sp item top top

Stack grows to lower memory addresses



Stack grows to lower memory addresses

MIPS does not have PUSH or POP instructions

- The stack pointer (sp) is visible
- We assume that sp points to the last element in the stack
 - Push -> allocate new word + store a value
 - Pop -> retrieve a value + deallocate a word

PUSH t0

POP t0

Examples of addressing types

- la t0 label immediate
 - The second operand is an address
 - But this address is not accessed, the address is the operand
- ▶ lw t0 label direct (!)
 - ▶ The second operand is an address
 - A memory access is required to obtain the final operand
- bne t0 t1 label **PC-relative**
 - Last operand represents a displacement
 - Label is encoded as a number that represents a displacement relative to PC

Contents

- Basic concepts on assembly programming
- ▶ RISC-V₃₂ assembly language, memory model and data representation
- Instruction formats and addressing modes
- Procedure calls and stack convention

Instruction format

- A machine instruction is divided in fields
- A machine instruction includes:
 - Operation code
 - Operands
 - How the operands are represented
 - Results
 - Address of the next instruction
- Example in RISC-V:



Instruction format

- The format specifies, for each field in the instruction:
 - The meaning of each field
 - The number of bits of each field
 - How is encoded each field
 - binary, I's complement, displacement w.r.t. . . .

Usually:

- Very few formats in order to simplify the control unit design.
- Fields of the same type have the same length.
- Operation code is the first field (of first word)

Format length

- ▶ The format length is number of bits to encode the instruction
 - The size of an instruction is usually one word, but there can be instructions of several words
 - In RISC-V32 the size of all instructions is one word (32 bits)

Two types:

- ► Fixed/Unique length:
 - All instructions with the same size
 - **Examples:**
 - □ RISC-V32 (32 bits), PowerPC (32 bits), ...
- Variable length:
 - Different instructions can have different sizes
 - ▶ How to know the instruction length? \rightarrow Op. code
 - **Examples:**
 - □ IA32 (Intel processors): variable number of bytes

Operation code

Fixed size:

- ▶ n bits \rightarrow 2ⁿ operation codes
- ▶ m operation codes \rightarrow log₂m bits.

Extension fields

- RISC-V (arithmetic-logic instructions)
- ▶ Op = 0;The instruction is encoded in fun.X



Variable sizes:

More frequent instructions= shorter sizes


Example: RISC-V instruction formats

	31 25	5 24 20	0 19	15 14 12	11 7	6	0
	funct7	rs2	rs1	funct3	$^{\mathrm{rd}}$	opcode	R-type
	imm[11:	rs1	funct3	$_{ m rd}$	opcode	I-type	
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
			•				
		$_{ m rd}$	opcode	U-type			
_							

Example of RISC-V formats

RISC-V Instruction:


- \square add x8, x9, x10
- □ Format:



Decimal representation:




Binary representation



Example of RISC-V formats


- RISC-V Instruction:
 - \square addi x21, x22, -50
 - ☐ Format:



Decimal representation:



Binary representation



Example

- A 16-bit computer has an instruction set of 60 instructions and a register bank with 8 registers.
- ▶ Define the format of this instruction: ADDx RI R2 R3, where RI, R2 and R3 are registers.

word-> 16 bits
60 instructions
8 registers (in RB)
ADDx RI(reg.), R2(reg.), R3(reg.)

Word of 16 bits

I6 bits


word-> 16 bits 60 instructions 8 registers (in RB) ADDx RI(reg.), R2(reg.), R3(reg.)

▶ To encode 60 instructions, 6 bits are required for the operation code




word-> 16 bits
60 instructions
8 registers (in RB)
ADDx R1(reg.), R2(reg.), R3(reg.)

▶ To encode 8 registers, 3 bits are required



word-> 16 bits 60 instructions 8 registers (in RB) ADDx RI(reg.), R2(reg.), R3(reg.)

Spare one bit (16-6-3-3-3 = 1)



Instruction sets

▶ There are different ways for the classification of the instructions sets.

- For example:
 - By complexity of the instruction set
 - CISC vs RISC
 - By available execution modes

CISC-RISC

- CISC: Complex Instruction Set Architecture (http://es.wikipedia.org/wiki/RISC)
 - Many instructions
 - Complex instructions
 - Irregular design
- ▶ RISC: Reduced Instruction Set Code (http://es.wikipedia.org/wiki/CISC)
 - Simple instructions
 - Very few instructions
 - Instructions with fixed size
 - Many registers
 - Most of instructions use registers
 - Parameters are passed using registers
 - Pipelined architectures

Execution modes

- The execution modes indicates the number of operands and the type of operands that can be specified in an instruction.
 - ▶ 0 addresses → Stack.
 - □ PUSH 5; PUSH 7; ADD
 - ▶ I address → Accumulator register.
 - □ ADD RI -> AC <- AC + RI
 - ▶ 2 addresses → Registers, Register-memory, Memory-memory.
 - \square ADD .R0, .RI (R0 <- R0 + RI)
 - ▶ 3 addresses → Registers, Register-memory, memory-memory.
 - □ ADD .R0, .R1, .R2

ARCOS Group

uc3m Universidad Carlos III de Madrid

Lesson 3 (III)

Fundamentals of assembler programming

Computer Structure

Bachelor in Computer Science and Engineering



Questions

How does the unit control know the format of an instruction?

- How does the unit control know the number of operands of an instruction?
- How does the unit control know the format of each operand?

Exercise

A 16-bit computer, with byte memory addressing has 60 machine instructions and a register bank with 8 registers. What is the format for the instruction ADDV R1, R2, M, where R1 y R2 are registers and M represents a memory address?

Exercise

- A 32-bit computer with byte memory addressing has 64 machine instructions and 128 registers. Consider the instruction SWAPM addr1, addr2, that swaps the content of two memory addresses addr1 and addr2.
 - What is the memory address space of this computer?
 - Define the format for this instruction.
 - Write a program fragment in RISC-V32 equivalent to the above instruction
 - If the instruction has to be encoded in one word, what is the addresses range assuming that memory addresses are represented in binary?