

```

## Nexys A7-100T Penalty Game Constraints
## Derived from the Nexys A7-100T Master XDC
## Port names match VHDL entity: penalty_top

## -----
## Clock (100 MHz system clock)
## -----
set_property -dict { PACKAGE_PIN E3   IOSTANDARD LVCMOS33 } [get_ports { clk100 }]; #
Sch=clk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports { clk100 }];

## -----
## Reset (active-low) - using SW0
## SW0 = 0 -> reset asserted
## SW0 = 1 -> normal operation
## -----
set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { reset_n }]; #
Sch=sw[0]

## -----
## Buttons (BTNC, BTNU, BTNL, BTNR, BTND)
## -----
set_property -dict { PACKAGE_PIN N17   IOSTANDARD LVCMOS33 } [get_ports { btnC }]; #
Sch=btnc (center)
set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports { btnU }]; #
Sch=btneu (up)
set_property -dict { PACKAGE_PIN P17   IOSTANDARD LVCMOS33 } [get_ports { btnL }]; #
Sch=btntl (left)
set_property -dict { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports { btnR }]; #
Sch=btnr (right)
set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports { btnD }]; #
Sch=btnd (down)

## -----
## VGA Connector
## -----
## Red (vga_r[3:0])
set_property -dict { PACKAGE_PIN A3   IOSTANDARD LVCMOS33 } [get_ports { vga_r[0] }]; #
Sch=vga_r[0]
set_property -dict { PACKAGE_PIN B4   IOSTANDARD LVCMOS33 } [get_ports { vga_r[1] }]; #
Sch=vga_r[1]
set_property -dict { PACKAGE_PIN C5   IOSTANDARD LVCMOS33 } [get_ports { vga_r[2] }]; #
Sch=vga_r[2]

```

```
set_property -dict { PACKAGE_PIN A4 IOSTANDARD LVCMOS33 } [get_ports { vga_r[3] }]; #  
Sch=vga_r[3]
```

```
## Green (vga_g[3:0])
```

```
set_property -dict { PACKAGE_PIN C6 IOSTANDARD LVCMOS33 } [get_ports { vga_g[0] }]; #  
Sch=vga_g[0]
```

```
set_property -dict { PACKAGE_PIN A5 IOSTANDARD LVCMOS33 } [get_ports { vga_g[1] }]; #  
Sch=vga_g[1]
```

```
set_property -dict { PACKAGE_PIN B6 IOSTANDARD LVCMOS33 } [get_ports { vga_g[2] }]; #  
Sch=vga_g[2]
```

```
set_property -dict { PACKAGE_PIN A6 IOSTANDARD LVCMOS33 } [get_ports { vga_g[3] }]; #  
Sch=vga_g[3]
```

```
## Blue (vga_b[3:0])
```

```
set_property -dict { PACKAGE_PIN B7 IOSTANDARD LVCMOS33 } [get_ports { vga_b[0] }]; #  
Sch=vga_b[0]
```

```
set_property -dict { PACKAGE_PIN C7 IOSTANDARD LVCMOS33 } [get_ports { vga_b[1] }]; #  
Sch=vga_b[1]
```

```
set_property -dict { PACKAGE_PIN D7 IOSTANDARD LVCMOS33 } [get_ports { vga_b[2] }]; #  
Sch=vga_b[2]
```

```
set_property -dict { PACKAGE_PIN D8 IOSTANDARD LVCMOS33 } [get_ports { vga_b[3] }]; #  
Sch=vga_b[3]
```

```
## Syncs
```

```
set_property -dict { PACKAGE_PIN B11 IOSTANDARD LVCMOS33 } [get_ports { vga_hs }]; #  
Sch=vga_hs
```

```
set_property -dict { PACKAGE_PIN B12 IOSTANDARD LVCMOS33 } [get_ports { vga_vs }]; #  
Sch=vga_vs
```

```
## -----
```

```
## 7-segment display anodes (active low) an[7:0]
```

```
## -----
```

```
set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports { an[0] }]; #  
Sch=an[0]
```

```
set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports { an[1] }]; #  
Sch=an[1]
```

```
set_property -dict { PACKAGE_PIN T9 IOSTANDARD LVCMOS33 } [get_ports { an[2] }]; #  
Sch=an[2]
```

```
set_property -dict { PACKAGE_PIN J14 IOSTANDARD LVCMOS33 } [get_ports { an[3] }]; #  
Sch=an[3]
```

```
set_property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get_ports { an[4] }]; #  
Sch=an[4]
```

```
set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { an[5] }]; #  
Sch=an[5]
```

```

set_property -dict { PACKAGE_PIN K2   IOSTANDARD LVCMOS33 } [get_ports { an[6] }]; #
Sch=an[6]
set_property -dict { PACKAGE_PIN U13   IOSTANDARD LVCMOS33 } [get_ports { an[7] }]; #
Sch=an[7]

## -----
## 7-segment segments (active low) seg[6:0] mapped to CA..CG
## seg[0]=CA, seg[1]=CB, seg[2]=CC, seg[3]=CD, seg[4]=CE, seg[5]=CF, seg[6]=CG
## -----
set_property -dict { PACKAGE_PIN T10   IOSTANDARD LVCMOS33 } [get_ports { seg[0] }]; #
Sch=ca
set_property -dict { PACKAGE_PIN R10   IOSTANDARD LVCMOS33 } [get_ports { seg[1] }]; #
Sch=cb
set_property -dict { PACKAGE_PIN K16   IOSTANDARD LVCMOS33 } [get_ports { seg[2] }]; #
Sch=cc
set_property -dict { PACKAGE_PIN K13   IOSTANDARD LVCMOS33 } [get_ports { seg[3] }]; #
Sch=cd
set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { seg[4] }]; #
Sch=ce
set_property -dict { PACKAGE_PIN T11   IOSTANDARD LVCMOS33 } [get_ports { seg[5] }]; #
Sch=cf
set_property -dict { PACKAGE_PIN L18   IOSTANDARD LVCMOS33 } [get_ports { seg[6] }]; #
Sch=cg

```