# Lab 4

Ana Cardenas Beltran SID: 862158699 Session 23

ENGR ID: acardenasbeltra UCR NetID: acard079

### Week 1

### Checkoff Video:

https://youtu.be/i5R5qyR0nkc

### Images:

```
make: warning: Clock skew detected. Your build may be incomplete. CPU time: .174 seconds to compile + .214 seconds to elab + .243 seconds to link bender /home/eemaj/acardenasbeltra/ee168/lab4-rtl $ ./simv
 Chronologic VCS simulator copyright 1991-2015
  Contains Synopsys proprietary information.

Compiler version K-2015.09-SP1-1; Runtime version K-2015.09-SP1-1; Mar 1 22:40 2022 time= 0 ns, clk=0, reset=0, out=xxxx time= 10 ns, clk=1, reset=0, out=xxxx
  time=
 time=
                        11 ns, clk=1, reset=1, out=xxxx
20 ns, clk=0, reset=1, out=xxxx
30 ns, clk=1, reset=1, out=xxxx
  time=
                        31 ns, clk=1, reset=0, out=0000
40 ns, clk=0, reset=0, out=0000
  time=
  time=
 time=
                        51 ns, clk=1, reset=0, out=0001
60 ns, clk=0, reset=0, out=0001
  time=
  time=
                        70 ns, clk=1, reset=0, out=0001
71 ns, clk=1, reset=0, out=0010
80 ns, clk=0, reset=0, out=0010
  time=
time= 80 ns, clk=0, reset=0, out=0010 time= 90 ns, clk=1, reset=0, out=0010 time= 91 ns, clk=1, reset=0, out=0011 time= 100 ns, clk=0, reset=0, out=0011 time= 110 ns, clk=1, reset=0, out=0101 time= 111 ns, clk=1, reset=0, out=0100 time= 120 ns, clk=0, reset=0, out=0100 time= 130 ns, clk=1, reset=0, out=0100 time= 131 ns, clk=1, reset=0, out=0101 time= 140 ns, clk=0, reset=0, out=0101 time= 150 ns, clk=1, reset=0, out=0101 time= 151 ns, clk=1, reset=0, out=0101 time= 160 ns, clk=1, reset=0, out=0110 time= 170 ns, clk=1, reset=0, out=0110 time= 170 ns, clk=1, reset=0, out=0110 All tests completed successfully
 time=
 $finish at simulation time 171.0 ns
 Time: 171000 ps
CPU Time: 0.300 seconds; Data structure:
Tue Mar 1 22:40:44 2022
bender /home/eemaj/acardenasbeltra/ee168/lab4-rtl $ [
                                                                                                        Data structure size:
                                                                                                                                                                         0.0Mb
```

Figure 1: Simulation result of example counter

```
// Created by: Syncheys DC Expert(TM) in wire load mode
// Version : X-2015.06-SF4
// Version : X-2015
```

Figure 2: Synthesized file for the 4-bit full adder




Figure 3: Synthesized gate-level schematic




Figure 4: Final Layout after putting standard cell filer

## Week 2

### Checkoff Video:

https://youtu.be/DhM86SkJHhs

## Images:

```
dc_shell> report_timing -transition_time -nets -attributes -nosplit
Information: Updating design information... (UID-85)
```

\*\*\*\*\*\*\*\*\*\*\*

Report : timing -path full -delay max -nets

-max\_paths 1

-transition\_time

Design : gcdGCDUnit\_rt1
Version: K-2015.06-SP4

Date : Sun Mar 6 21:33:59 2022

\*\*\*\*\*\*\*\*\*\*

Operating Conditions: TYPICAL Library: saed90nm\_typ

Wire Load Model Mode: top

Startpoint: GCDdpath0/A\_reg\_reg[4]

(rising edge-triggered flip-flop clocked by ideal\_clock1)

Endpoint: GCDdpath0/A\_reg\_reg[9]

(rising edge-triggered flip-flop clocked by ideal\_clock1)

Path Group: ideal\_clock1

Path Type: max

#### Attributes:

Point

d - dont\_touch

u - dont\_use

mo - map\_only

so - size\_only

i - ideal\_net or ideal\_network

inf - infeasible path

TOTILE	ranout	i i alis	THE	i a cii
Attributes				
<pre>clock ideal_clock1 (rise edge)</pre>			0.00	0.00
clock network delay (ideal)			0.00	0.00
<pre>GCDdpath0/A_reg_reg[4]/CLK (DFFARX1)</pre>		0.00	0.00	0.00 r
<pre>GCDdpath0/A_reg_reg[4]/Q (DFFARX1)</pre>		0.04	0.24	0.24 f
result_bits_data[4] (net)	5		0.00	0.24 f
U153/QN (NAND2X1)		0.04	0.03	0.28 r
n294 (net)	2		0.00	0.28 r
U251/QN (INVX0)		0.03	0.03	0.31 f
n183 (net)	2		0.00	0.31 f
U133/QN (NAND2X0)		0.06	0.04	0.35 r
n149 (net)	1		0.00	0.35 r
U252/QN (NAND2X1)		0.05	0.04	0.39 f
n314 (net)	3		0.00	0.39 f
U253/QN (NAND2X2)		0.03	0.02	0.41 r
n153 (net)	1		0.00	0.41 r
U258/QN (NAND2X1)		0.03	0.03	0.44 f
·				

Fanout

Incr

Path

Trans

n154 (net)	1		0.00	0.44 f
U259/Q (A021X1)		0.04	0.08	0.52 f
n227 (net)	4		0.00	0.52 f
U177/Q (LSDNX1)		0.04	0.08	0.60 f
n308 (net)	2		0.00	0.60 f
U320/Q (A021X1)		0.03	0.09	0.69 f
n233 (net)	1		0.00	0.69 f
U322/Q (XOR2X1)		0.04	0.12	0.81 r
n234 (net)	1		0.00	0.81 r
U140/QN (NAND2X0)		0.05	0.04	0.84 f
n238 (net)	1		0.00	0.84 f
U324/QN (NAND4X0)		0.07	0.04	0.88 r
n91 (net)	1		0.00	0.88 r
<pre>GCDdpath0/A_reg_reg[9]/D (DFFARX1)</pre>		0.07	0.00	0.88 r
data arrival time				0.88
<pre>clock ideal_clock1 (rise edge)</pre>			1.00	1.00
clock network delay (ideal)			0.00	1.00
GCDdpath0/A_reg_reg[9]/CLK (DFFARX1)			0.00	1.00 r
library setup time			-0.12	0.88
data required time				0.88
data required time				0.88
data arrival time				-0.88
slack (MET)				0.00

Figure 5: Timing Report

dc\_shell> report\_area -nosplit -hierarchy

\*\*\*\*\*\*\*\*\*\*

Report : area

Design : gcdGCDUnit\_rtl
Version: K-2015.06-SP4

Date : Sun Mar 6 21:36:11 2022

\*\*\*\*\*\*\*\*\*\*\*

#### Library(s) Used:

#### saed90nm\_typ (File:

 $/usr/local/synopsys/pdk/SAED90\_EDK/SAED\_EDK90nm\_REF/references/ChipTop/ref/saed90nm\_fr/LM/saed90nm\_typ.db)$ 

Number	of	ports:	54
Number	of	nets:	384
Number	of	cells:	317
Number	of	combinational cells:	283
Number	of	sequential cells:	34
Number	of	macros/black boxes:	0
Number	of	<pre>buf/inv:</pre>	34
Number	of	references:	30

Combinational area: 1995.864012
Buf/Inv area: 199.999007
Noncombinational area: 1081.958015
Macro/Black Box area: 0.000000

Net Interconnect area: undefined (No wire load specified)

Total cell area: 3077.822028

Total area: undefined

## Hierarchical area distribution

	Global cell area		Loca		
Hierarchical cell	Absolute Total	Percent Total	Combi- national	Noncombi- national	Black- boxes
Design					
gcdGCDUnit_rtl	3077.8220	100.0	1995.8640	1081.9580	0.0000
gcdGCDUnit_rtl					
Total			1995.8640	1081.9580	0.0000

Figure 6: Area Report

dc\_shell> report\_power -nosplit -hierarchy

\*\*\*\*\*\*\*\*\*\*

Report : power -hier

-analysis\_effort low

Design : gcdGCDUnit\_rt1
Version: K-2015.06-SP4

Date : Sun Mar 6 21:37:09 2022

\*\*\*\*\*\*\*\*\*\*

#### Library(s) Used:

saed90nm\_typ (File:

 $/usr/local/synopsys/pdk/SAED90\_EDK/SAED\_EDK90nm\_REF/references/ChipTop/ref/saed90nm\_fr/LM/saed90nm\_typ.db)$ 

Operating Conditions: TYPICAL Library: saed90nm\_typ

Wire Load Model Mode: top

Global Operating Voltage = 1.2 Power-specific unit information :

Voltage Units = 1V

Capacitance Units = 1.000000pf

Time Units = 1ns

Dynamic Power Units = 1mW (derived from V,C,T units)

Leakage Power Units = 1pW

Switch Int Leak Total

Hierarchy Power Power Power Power %

gcdGCDUnit\_rtl 0.128 1.124 9.51e+06 1.262 100.0

Figure 7: Power Analysis dc\_shell> report\_reference -nosplit -hierarchy

\*\*\*\*\*\*\*\*\*\*

Report : reference
Design : gcdGCDUnit\_rt1
Version: K-2015.06-SP4

Date : Sun Mar 6 21:59:40 2022

\*\*\*\*\*\*\*\*\*\*

#### Attributes:

b - black box (unknown)

bo - allows boundary optimization

d - dont\_touch

mo - map\_only

h - hierarchical

n - noncombinational

r - removable

s - synthetic operator

u - contains unmapped logic

Reference	Library	Unit Area	Count	Total Area	Attributes
AND2X1	saed90nm_typ	7.445000	1	7.445000	
A021X1	saed90nm_typ	10.138000	2	20.275999	
A0222X1	saed90nm_typ	14.746000	16	235.936005	
AOINVX1	saed90nm_typ	6.451000	1	6.451000	
AOINVX2	saed90nm_typ	6.451000	1	6.451000	
DFFARX1	saed90nm_typ	32.256001	32	1032.192017	n
DFFX1	saed90nm_typ	24.882999	2	49.765999	n
INVX0	saed90nm_typ	5.530000	28	154.840006	
INVX2	saed90nm_typ	6.451000	1	6.451000	
INVX8	saed90nm_typ	14.746000	1	14.746000	
ISOLANDX1	saed90nm_typ	7.373000	1	7.373000	
ISOLORX1	saed90nm_typ	7.387000	4	29.548000	
LSDNX1	saed90nm_typ	5.530000	1	5.530000	
NAND2X0	saed90nm_typ	5.443000	88	478.983986	
NAND2X1	saed90nm_typ	5.501000	9	49.508999	
NAND2X2	saed90nm_typ	8.798000	4	35.192001	
NAND2X4	saed90nm_typ	14.501000	1	14.501000	
NAND3X0	saed90nm_typ	7.373000	2	14.746000	
NAND4X0	saed90nm_typ	8.294000	16	132.703995	
NBUFFX2	saed90nm_typ	5.530000	1	5.530000	
NOR2X0	saed90nm_typ	5.530000	71	392.630015	
NOR2X1	saed90nm_typ	6.005000	6	36.030001	
NOR2X2	saed90nm_typ	9.216000	2	18.431999	
NOR2X4	saed90nm_typ	14.731000	2	29.462000	
NOR3X0	saed90nm_typ	8.294000	1	8.294000	
0A21X1	saed90nm_typ	9.216000	5	46.079998	
0A22X1	saed90nm_typ	11.059000	1	11.059000	
0R4X1	saed90nm_typ	10.152000	2	20.304001	
XNOR2X1	saed90nm_typ	13.824000	8	110.592003	
X0R2X1	saed90nm_typ	13.824000	7	96.768003	

Total 30 references

3077.822028

Figure 8: Reference Report

dc\_shell> report\_resources -nosplit -hierarchy

\*\*\*\*\*\*\*\*\*\*

Report : resources
Design : gcdGCDUnit\_rtl
Version: K-2015.06-SP4

Date : Sun Mar 6 22:00:49 2022

\*\*\*\*\*\*\*\*\*\*

```
Resource Report for this hierarchy in file ./gcd_dpath.v
______
| Cell
        | Module
                | Parameters | Contained Operations
_____
                | width=16 | GCDdpath0/sub_45 (gcd_dpath.v:45) |
        | DW01_sub
                | width=16 | GCDdpath0/lt_51 (gcd_dpath.v:51) |
| lt_x_3
        | DW_cmp
______
Implementation Report
______
                    | Current
                    | Implementation
| Cell
          | Module
                             | Implementation |
______
          | DW01_sub
                   | pparch (area,speed)
| sub_x_2
| lt_x_3
          | DW_cmp
                   | pparch (area, speed)
______
```

Figure 9: Resource Report




Figure 10: Final GCD Layout

## **Issues**

I did not have many issues with this lab, however, I noticed in my resource report, the results were different the first time I ran the command and the second time I ran it after closing and reopening Design Compiler and loading the file. As I explained in my checkoff video, I believe the reason for this was that it was my second time running the resource report. Besides that, I believe the objectives of this lab were successfully accomplished.