


# PCIe Lanes and Bandwidth Increase Over a Decade for Intel Xeon and AMD EPYC

By **Eric Smith** - January 27, 2023




*Intel And AMD PCIe Lane Count Growth By Year 2010 2023*

A topic we will discuss in more detail over the next year is how servers are changing. Recently, we showed our [Updated AMD EPYC and Intel Xeon Core Counts Over Time](#) chart. In this article, we are going to look at the PCIe connectivity in platforms over the past decade.

## PCIe Lanes and Bandwidth Increase Over a Decade for Intel Xeon and AMD EPYC

Here is a quick look at the 2013-2023 era of servers now that both the [4th Gen Intel Xeon Scalable Sapphire Rapids](#) and the new [AMD EPYC 9004 Genoa](#) are out (AMD's Bergamo and Genoa-X we expect, are going to use the same socket.) We are using only dual-socket mainstream parts here since there would be differences using single socket, especially on the AMD side, and 4-socket on the Intel side over this period.



Intel And AMD PCIe Lane Count Growth By Year 2013- 2023

This look at the per-socket PCIe lane counts sees that they have about doubled over the past 10 years. Looking back, before this was the 2012-era Sandy Bridge launch, so 40x PCIe lanes per socket were the norm between 2012-2017. Then there was a four year period with Skylake/ Cascade Lake, where 48 PCIe Gen3 lanes per socket were standard. For AMD's part, it moved to the EPYC 7001 "Naples" in 2017, but that was a design that had PCIe roots connected by Infinity fabric. In 2019, we got the now familiar I/O die design. One item to note here is that folks often misquote (e.g. on our [recent NVIDIA Grace piece](#)), is the PCIe lanes available on the EPYC 7002/7003 (Rome/Milan) and EPYC 9004 platforms.

The newer EPYC platforms support 128x PCIe Gen4/Gen5 lanes in single socket configurations. In dual socket configurations, the two options are [160x PCIe Gen4/Gen5 lanes plus three xGMI](#) or [128 lanes with four xGMI links](#). Most major server vendors have these 160-lane PCIe configurations at least available, as so many customers have found that the socket-to-socket bandwidth is sufficient with only three xGMI links.

There have also been demos of the 192-lane (96 per socket) platforms with only two xGMI links, but those have not been an AMD-supported configuration.

## AMD Infinity Fabric™ Platform Capability

- Up to 32Gbps performance
- 3Link or 4Link Infinity Fabric platform options ("3G" or "4G" option)
  - 3Link: 160L + 12L / platform
  - 4Link: 128L + 12L / platform
- Additional 4L option with front/back connectivity ("2P + 2G" option)
- Platform BW scaling and flexibility for platform innovation

The diagram illustrates the 4th Gen EPYC™ 2P Configuration. It shows a central processor unit with four Zen4 cores, each with 32C SERDES and 64 I/Os. The unit is connected to four Zen4 cores via 32C SERDES and 64 I/Os. The configuration includes 3G links (3Link or 4Link) and 4L links (4Link or 4L Option). The 4L Option is highlighted in green, showing front/back connectivity. The 3G links are highlighted in purple, showing 3Link or 4Link options. The 4L links are highlighted in green, showing 4Link or 4L Option. The diagram also shows the connection to PCIe CXL and PCIe3 (8 Lanes) via 32C SERDES and 64 I/Os.

## AMD EPYC 9004 Genoa Infinity Fabric Overview

We are also excluding extra lanes that are not top-speed. For example, AMD “Genoa” has [WAFL](#) as well as up to 12x extra PCIe Gen3 lanes in dual-socket configurations for lower-speed devices such as [BMCs](#) and lower-speed networking NICs.

# AMD EPYC™ 9004 Series SoC at a Glance

## Compute

- AMD “Zen4” x86 cores (Up to 12 CCDs / 96 cores / 192 threads)
- 1MB L2/Core. Up to 32MB L3/CCD
- ISA updates: RDNA2.5, VNNI, AVX-512 (256b data path)
- Memory addressability with 57b/52b Virtual/Physical Address

## Memory

- Updated I/O and Internal AMD Gen3 Infinity Fabric™ architecture with increased die-to-die bandwidth
- Target TDP range: Up to 400W (TDP)
- Updated RAS

## SPS Platform

- New socket, increased power delivery and VR
- Up to 4 links of Gen3 AMD Infinity Fabric™ with speeds of up to 32Gbps
- Flexible topology options
- Server Controller Hub (USB, UART, SPI, I2C, etc.)

## Integrated I/O – No Chipset

- Up to 160 IO lanes (2P) of PCIe® Gen5
- Speeds up to 32Gbps, bifurcations supported down to x1
- Up to 12 bonus PCIe® Gen3 lanes in 2P config (8 lanes-1P)
- Up to 32 IO lanes for SATA
- 64 IO Lanes support for CXL1.1+ w/ bifurcations supported down to x4

## Security Features

Dedicated Security Subsystem with enhancements

Secure Boot, Hardware Root-of-Trust

SME (Secure Memory Encryption)

SEV-ES (Secure Encrypted Virtualization 5 Register Encryption)

SEV-SNP (Secure Nested Paging), AES-256-XTS with more encrypted VMs


**Blue font indicates significant upgrades with EPYC 9004.**

\*Data cannot be used to compare AMD EPYC 9004 Series SoC to other AMD EPYC processors. AMD EPYC 9004 Series SoC is not a direct replacement for other AMD EPYC processors. For more information, please visit <https://www.amd.com/en/processors/epyc>.

AMD EPYC 9004 Genoa SoC Overview

Intel also has its chipset lanes that perform a similar function in many servers. We do not have an Intel C741 Emmitsburg diagram we are allowed to share, but those lower-speed lanes are available as well.

Lanes are important. Lane count dictates how many devices can be connected to a system via PCIe. That is only part of the story. In the last decade, we have transitioned from the PCIe Gen3 to the PCIe Gen5 era.



Intel And AMD PCIe Lane Per Socket Throughput Growth By Year 2013- 2023 Normalized To PCIe Gen3 Speeds

Purists will note that this is just a rough order of magnitude chart since PCIe Gen3 – Gen4 – Gen5 may not be exactly doubling of bandwidth. At the same time, we wanted to show the impact of what has happened to maximum PCIe bandwidth with each generation roughly doubling in performance, plus newer chips having more lanes. As one can see, we are moving way above the historical pattern set pre-2019/2020.

## Final Words

In the future, we expect CPUs in the PCIe Gen6 era to have significantly more PCIe lanes as well as another roughly doubling of bandwidth. We hope that these charts help our readers understand and be able to explain why PCIe bandwidth is so much greater in 2023 servers versus the decade prior. Also, we just wanted to point out the trajectory we are on as PCIe bandwidth will increase significantly as new technologies we discuss on STH, like CXL, become more foundational.

**Eric Smith**

<https://www.servethehome.com>

Eric has been in the IT industry for over 15 years and specializes in infrastructure projects.