

Module	Computer Fundamentals / COMP1027 (CSF) / Semester 1		
Module Convenor(s)	Tissa Chandesa		

Assessment Name	Coursework 1	Weight 40%
	This coursework has THREE parts, as detailed be Part 1 focuses on Elementary Logic Ga Part 2 focuses on Combinatorial & Seq Part 3 focuses on The Hack Computer	tes
	1. For this coursework, all tasks are made as a encouraged to divide the different tasks amor You should finish your tasks faster this way healthy communication between yourselves to completing this coursework by the stipulated group will be assessed via the peer assessm  2. You MUST maintain the provided folder struct will be under THREE folders. Turee additiona 3 to reflect sections 3.1, 3.2 and 3.3. Please to the provided zip file as well as its folder and sections.	MINI CROUP WORK. You are g vouselves, within the group. lowever, you must maintain a avoid conflict and delay in deadline. The effectiveness of your ent.  Tures. All files for Parts 1, 2 and 3 I sub-folders will be added for part of observant to this and abide to
Description and Deliverable(s)	Files to Download  CW1-Files.zip provides all the skeleton and and a stat and .cmp files).  1. Download the zip file from the "Goursework 1 2. Extract the files and fill in the required HDL ar detailed instructions given in this assessment	asm (as well as most of the related " area on Moodle. and Assembly codes, as per the
, QX	MAINT AIN the same holder structure, file name, any but suffinit. You can add any additional files you now working correctly.  Part 1 focuses on Elementary	nay need to get your submissions
Merces	Tessa is a talented baker who wishes to open her realise her dreams, she needs to secure a location proclased relevant furniture, enlist several helpers choices for the customers to choose from. For the successfully fulfil two to three of the four condition or menu.	n whereby her café can be open, s, and prepare a set of delightful short-term, she will be happy to
3000	Generate a <b>truth table</b> to represent the consure her café is successfully operation represent location, furniture, helpers and truth table. Output should be represented.	onal by February 2025. Please menu as A, B, C, and D in your
Me gir.	<ol> <li>Based on the truth table in (1), write out the followed by the simplified expression under Boolean Algebra in Figure 1. You are recedetails (Boolean Function, Boolean Exect) in the Truth Table and Simplification</li> </ol>	sing the Basic Identities of quired to show your working pressions, Simplifications,,



Identity Name	AND Form	OR Form
Identity Law	1x = x	0+x=x
Null (or Dominance) Law	0x = 0	1+ <i>x</i> = 1
Idempotent Law	XX = X	X+X=X
Inverse Law	$x\overline{x} = 0$	$X+\overline{X}=1$
Commutative Law	xy = yx	X+y=y+X
Associative Law	(xy)z = x(yz)	(x+y)+z=x+(y+z)
Distributive Law	X+YZ = (X+Y)(X+Z)	X(y+z) = Xy+Xz
Absorption Law	X(X+Y)=X	X+XY=X
DeMorgan's Law	$(\overline{X}\overline{Y}) = \overline{X} + \overline{Y}$	$(\overline{X+Y}) = \overline{X}\overline{Y}$
Double Complement Law	$\overline{\overline{X}} =$	Χ

Extracted from: L. Null, L. and J. Lobur, The essentials of computer organisation and architecture, Jones & Bartlett Public 2003 (Fig.

#### Figure 1

3. Based on your answers in (1) and (2), respectively, **implement** a **Tessa decision** chip that prioritise what she needs to address to ensure a timely opening of her café. **NOTE**: to ensure that your test cases are aligned with our test cases, please only use 1-bit input.

<u>SUBMISSION:</u> SUBMIT \*your\* completed ressa.hdl file. (and all associated testing scripts & compare files) and **Truth Pable and Simplication.pdf. NOTE**: we'll also use our own test versions during marking.

# Part 2 focuses of Combinatorial & Sequential Circuits

- 1. **Implement an ALU** chip (MyALU), of your woodesign, that computes 20 functions (the 18 functions covered in the lecture, in addition to the X XOR Y and X XNOR Y)
- Table 1 shows the functions (Output), as per the required order and the 5 control bits (C4, C3 (C2, C1, C0) with some samples of their values (you are required to complete them according to the Decimal values in the left column).
- 3. The .ndl stele on is provided, but you will need to create your .tst and .cmp files for this chip.

## **∫** Table 1: MyALU Functions (Output)

Decimal of Cs	C4	С3	C2	C1	CO	Output
0	0	0	0	0	0	0
1						1
2						-1
3	0	0	0	1	1	X
4						Y
5	0	0	1	0	1	X'
6						Y'
7						-X
8						-Y
9						X+1
10						Y+1
11						X-1
12						Y-1
13						X+Y
14						X-Y
15						Y-X
16						X AND Y
17						X OR Y
18						X XOR Y
19						X XNOR Y



<u>SUBMISSION</u>: SUBMIT your answers, i.e., completed <u>MyALU.hdl</u> files. (And all associated testing scripts & compare files).

#### Part 3 focuses on The Hack Computer

### **Additional Information**

- In your lab sessions, we used combinatorial and sequential logic circuits to construct many of the various core logic circuits that form the basis of a CPU and Memory.
- This part concludes all the effort by completing the construction of the HACK Computer, i.e., putting it all together and have the HACK executing instructions.
  - (i). Firstly, the MEMORY will be built according to the HACK architecture.
  - (ii). **Secondly**, the *CPU* will combine the *ALU* and other circuits. But you'll need to develop the "*Control Unit*" that manages the data flow and execution of instructions.
  - (iii). Finally, all are connected as one thin (the "Computer")
- You should go through the Lecture clides, Chapter 5, and Appendix A of the primary text <u>carefully</u>.
- More lab reading resources are available at <a href="https://www.nan2tetris.org/05.php">www.nan2tetris.org/05.php</a>. In particular, "Chapter 5" and its relevant appendices.

## **SECTION 3.1: Assembly Code**

In section 3.1, you are required to provide two Assembly programs (for the HACK computer) performing the following tasks:

- a) An Assembly code that does **Power**:
  - mple near tan Assembly program to calculate the exponential power of a given number m, P(m, e).

For example: if m = 2 and e = 5 then P(m, e) would be 2\*2\*2\*2\*2 = 32.

The user should enter the value of the number *m* into R0, i.e., RAM[0] and e into R1, e.g., RAM[1].

- The result P(m, e) should be saved in RAM[2].
- SPECIAL CASE: In ne if e is ZERO, your program should store 1 in RAM[0] and end the program.
- b An Assembly code that does Factorial:
  - Implement an Assembly program to calculate the factorial of a given number, **n**, F(n). A factorial of a number is given by:

$$F(n) = n*(n-1)*(n-2)*...*2*1$$

- The user should enter the value of the number **n** into **R0**, i.e., **RAM[0]**.
- The factorial result **F(n)** should be saved in **RAM[1]**.

<u>SUBMISSION</u>: SUBMIT your answers, i.e., completed <u>Power.asm</u> & <u>Factorial.asm</u> files. (And associated tst & cmp files).

## **SECTION 3.2: The HACK Computer**

### Task A: Memory

• Implement the Memory Chip.

Hint: The specification for the memory chip is described in the lecture and Chapter 5. Note that you would have to use RAM16K, Screen and Keyboard



"parts" (built-in, but you should refresh yourself with its interface specifications in Chapter 5, for the latter two).

• If you make no progress. You need to understand what makes a memory chip – there is this need for addressing/selecting "memory banks". How do you select 3 outputs (RAM16K, Screen, Keyboard)? (Mux4Way\*? DMux4Way ?). You still need to interpret/decode a 15-bit address and pass them through to the right "memory banks" (RAM16K, Screen or Keyboard). The memory addresses are already given to you (e.g., lecture slides, and Chapter 5). The "logic" for interpretation/decoding would make more sense once you conven them to binary. You would note that only certain address bits are crutical for selection.

SUBMISSION: SUBMIT your answers, i.e., completed Memby.hull file (And associated tst & cmp files).

#### Task B: CPU

• Implement the CPU chip.

Hint: This may be the most challenging task – so, give it ample attention. The CPU implementation (framework) is given in the lecture and Chapter 5, Section 5.3.1. In general, the CPU as a complex logical gate would fetch and execute instructions in their corresponding A and C-Instruction codes (16-bits long).

 If you make no progress Look at the Chip diagram of CPU implementation in the lecture and in Chapter 5. Adopt a divide-and-conquer approach, that is, try to solve the problem by parts. Use this skeletor and compare with the Chip diagram:

```
// Instruction decode
// Use a condination of elementary logical gates to decode the instructions
// You should flist decode between A and C-Instructions,
then the computation and destination
```

And (a=clnst, b=instruction[4], out=destD);

```
// A register and input mux
```

```
Mux??(...);
```

ARegister (...);

// D == = = = 1 = 1 = =

// D register

DRegister(in=aluOut, load=destD, out=dReg);

```
// ALU and input mux
```

Mux16 (...);

ALU (...);

// PC with jump test

// Use a combination of elementary logical gates to implement the truth table for

// jump functions, given in lectures.

// For example, try to figure out why one implementation would make use of:

// Or (a=jle, b=jgt, out=jump);


:

 $PC \ (in=aReg, \ reset=reset, \ inc=true, \ load=jump, \ out[0..14]=pc);$ 

<u>Note:</u> the above pseudo-code is for illustration purposes only. It may **NOT** be complete/accurate for the HDL Simulator. You should only use it as a guide/hint.

<u>SUBMISSION</u>: SUBMIT your answers, i.e., completed CPU.hdl file. (And associated tst & cmp files). See section 3.3 for details of additional tasks.

Task C: Computer





• Implement the Computer chip.

Hint: This is easy and as a bonus only 3-lines of code:

CPU (inM=??, instruction=??, reset=??, WriteM=??, outM=??, address=??, pc=??);
Memory (in=??, load=??, address=??, out=??);
ROM32K (address=??, out=??);

 The provided zip file contains a couple of test files (e.g., ComputerMax, ComputerAdd, ComputerRect), to test your Computer chip. Make sure to utilise them and properly test your chip before submission.

<u>SUBMISSION</u>: SUBMIT your answers, i.e., completed **Complete hdl** file. (And associated tst & cmp files).

# SECTION 3.3: Circuitry Diagram and Justification

In **section 3.2** – **task B**, you would have designed a circuitry diagram prior to implementing the CPU chip. As such, you are required to submit your full <u>circuit</u> <u>diagram</u> of your CPU implementation, along with a 2-page summary justifying your circuitry design. **Focus** should be on part(s) of your CPU that you creatively designed and implemented, which are different to the default flesign we discussed in the lecture. Within folder PART 3 in the provided zip file contains a Word document (Justification.docx) for you to add your justification. Please make sure to fill your details (e.g., *name and studentlb*) as well as your fellow group team members. Also, please indicate clearly which group are you from **NOTE**: your justification should not exceed 2 pages - additional pages will incur a 5% marks penalty for <u>each page</u>. You may add <u>relevant</u> figures and tables to support your justification.

SUBMISSION SUBMIT our answers, i.e., completed Circuitry Diagram.pdf and Justification.pdf files.

## Final Submission Instructions

Each group will have ONE submission ONLY (performed by one nominated member of the group).

We reserve the right to ask all/some students to explain any/all of your submitted work at any time. Failure to explain it properly could affect YOUR mark.

Compress the whole folder structure/tree only (see the provided zip file, for an example). Avoid compressing each individual folder/file. Nested compression will prevent the marking process and could result in marking scripts failing. Should this occur to your submission, your entire coursework 1 mark WILL be awarded a 0%. So, please be careful!

The group submission must be submitted via Moodle as a <u>ZIP</u> archive file. Any other archive file formats WILL result in a penalty of a 5%-mark deduction of your group's overall mark. Within your ZIP archive, it should contain all the requested files (same folder structure as per the downloaded files). Name that ZIP file as CSF-CW1-XXX.zip, where the "XXX" is your Group Number (*i.e.*, 001, 020, 043). Incorrect naming of the ZIP file WILL result in a penalty of a 10%-mark deduction of your group's overall mark. So, your attention to detail is pivotal here.

All the files should have the (**EXACT**) file names, and arranged under the (**EXACT**) subfolder name/structure as detailed below:

PART 1:

Tessa.hdl Tessa.tst Tessa.cmp
Truth Table and Simplication.PDF



T	
	PART 2:
	MyALU.hdl (And all associated testing scripts & compare files)
	PART 3:
	3.1_Assembly: Factorial.asm Power.asm
	Factorial.cmp Power.cmp Factorial.tst Power.tst
	(All associated tst & cmp files)
	3.2_HACK:
	Add.hack Computer.hgh
	ComputerAdd. On p
	ComputerAdd.tsi ComputerMax.cmp
	ComporterNax.tst ComporterRect.cmp
	ComputerRect.tst
	CPU.hdl
	CPU.tst Max.hack
	Memory.smp
	Memory.hdl Memory.tst
	All associated tst & cmp files)
	X O O
	3.3_Circuit Diagram and Justification: Circuit Diagram.PDF
	Justification.PDF
	On Moodle, please oligit on the "Coursework 1" link within the "Coursework" section
	to perion your group's submission.
	Additionally, each of you will need to make an additional submission, separately for your peer assessment form. Please click on the "Peer Assessment" link on
$\sim$ $\sim$	Modele to perform this submission.
Release Date	Manday, 21st October 2024
Submission Date	Friday, 22 <sup>nd</sup> November 2024, by 11:59pm
Late Policy	
(University of Nottingham default	Work submitted after the deadline will be subject to a penalty of 5 marks (the standard 5% absolute) for each late <b>working day</b> out of the total 100 marks.
will apply if blank)	, , ,
Feedback Mechanism and Date	Marks and written individual feedback will be returned via Moodle within the week commencing 23 <sup>rd</sup> December 2024.
1001	IMPORTANT NOTE.
1000	<ul><li>IMPORTANT NOTE:</li><li>1. You are advised to add relevant comments to the code (in the .hdl files) to</li></ul>
Assessment Criteria	indicate your understanding of the implementation. As the implementation become more and more complex, those comments become extremely useful for
	you (especially when we ask you).
	2. You are allowed to use Built-in chips, for chips/gates where relevant (except any of those that are required, to be developed in this coursework 1 itself).
	y y miles and as a square we we were report in the conformal month.

# **School of Computer Science** *Module Assessment Sheet for 2024-2025*

	O Manking O also also will be		C:1	
		done through scripts, which expects specific viation from that will results in error, therefore,		
	in a loss of marks.		· ·	
		rough automated testing scripts.	II 44 4	
	<ol> <li>Missing any required file(s), using different formats, naming,, etc. will attract penalty of 10% of your overall mark.</li> </ol>			
	6. Any submitted work that explicitly exhibit any cutting corners/plagiarism etc			
	will result in the entire co	oursework 1 being awarded 0%.		
	7. Chips that are unable to	o run will result in 0% being awarded for th	at task.	
	CW1 Assessment Breakdov	<u>wn:</u>		
	Part 1 (15%):			
		Correct Truth Table	5	
		Correct Simplification	5	
		Chip structure & executes correctly	3	
	Part 2 (10%):	~ ~ ~		
	MyAL	<b>U</b> - Correct chip structure & executes correctl	y <b>10</b>	
	Part 3:			
	3.1 – Assembly Code (10%)	CT On:		
		Power Program	5	
	$\sim$	Factorial Program	5	
	3.2 - HACK Computer (25%)	s):		
		Task A - Memory.hdl	5	
	$\bigcirc$	Task B - CPU.hdl	5	
	X CO	Task C – Computer.hdl		
		Pass "Add" test Pass "Max" test	5 5	
	. 00	Pass "Rect" test	5	
	33 Circuitry Diagram & J			
		Circuitry Design	15	
		Justification of Circuitry Design	25	
Signali.	361			
Mergili.				