



Decoupling capacitors and SWD header




Target SWD/JTAG port with ESD protection and level shifters




Board-edge castellated vias




MCU



Probe power and optional target power




Target voltage feedback
with PWM DAC control



To see the DAC vs Output voltage,
see `math/find_resistors.m`

- USB-C port with ESD protection



LICENSE:
This work is licensed under CERN-OHL-P.

Designed by: Emil Fresk
Twitter / Github: @korken89
Link: <https://github.com/probe-rs/rs-probe>

Sheet: /
File: rs-probe.kicad_sch

Title: *The Rusty Probe*

Size: A3	Date: 2022-01-24
----------	------------------

Rev: v1.0

Id: 1/1