


Overview

- · FSM model to capture sequential behavior
 - FSM: describe timing behavior of sequential circuit.
 - States, and transitions among states.
- · FSM as a Controller
 - Controller-Datapath architecture.
 - Controller design process.
 - Convert FSM to a circuit.
 - Convert a circuit to FSM.
- Miscellaneous
 - Common mistakes when capturing FSMs.
 - Metastability
 - Glitching

2



Need a Better Way to Design Sequential Circuits - Also bad because of ad hoc design process - How create other sequential circuits? - Need - A way to capture desired sequential behavior - A way to convert such behavior to a sequential circuit

Like we had for designing combinational circuits


Step 2:
Convert to circuit as an gate-based circuit

combinational logic.

This substep is only necessary if you captured the function using a truth table instead of equations. Create an equation for each output by ORing all the minterms


For each output, create a circuit corresponding to the output's equation. (Sharing gates among multiple outputs is OK optionally.)

Capturing Sequential Circuit Behavior as FSM Outputs: x Finite-State Machine (FSM) clk[^] Describes desired behavior of sequential circuit Hi Lo Akin to Boolean equations for combinational behavior List states, and transitions among states Example: Toggle x every clock cycle LO HI LO HI LO HI cycle 2 cycle 3 cycle 4 Two states: "Lo" (x=0), and "Hi" Transition from Lo to Hi, or Hi to Lo, on rising clock edge (clk^) Lo Hi Hi Lo Arrow points to initial state (when circuit first starts) Depicting multi-bit or other info in a timing or diagram




Three-Cycles High System with Button Input


- · Four states
- Wait in "Off" while b is 0 (b'*clk^)
- When b is 1 (b*clk^), transition to On1
 - Sets x=1
 - Next two clock edges, transition to On2, then On3
- So x=1 for three cycles after button pressed




Second Simplification: Rising Clock Edges Implicit Ferry edge ANDed with rising clock edge What if we wanted a transition without a rising edge We don't consider such asynchronous FSMs – less common, and advanced topic Only consider synchronous FSMs – rising edge on every transition Note: Transition with no associated condition thus transistions to next state on next clock cycle Note: Transition with no associated condition thus transistions to next state on next clock cycle

FSM Definition · FSM consists of Inputs: b; Outputs: x Set of states x=0 • Ex: {Off, On1, On2, On3} Off Set of inputs, set of outputs • Ex: Inputs: {b}, Outputs: {x} Initial state On1 On2 On3 • Ex: "Off" Set of transitions Each with condition We often draw FSM graphically, · Describes next states known as state diagram Ex: Has 5 transitions Can also use table (state table), or - Set of actions textual languages · Sets outputs in each state • Ex: x=0, x=1, x=1, and x=1










How To Capture Desired Behavior as FSM


- · List states
 - Give meaningful names, show initial state
 - Optionally add some transitions if they help
- · Create transitions
 - For each state, define all possible transitions leaving that state.
- Refine the FSM
 - Execute the FSM mentally and make any needed improvements.


13

















































Common Mistakes when Capturing FSMs Non-exclusive transitions Incomplete transitions

a'b


31

Verifying Correct Transition Properties Can verify using Boolean algebra a * a'b = (a * a') * b = 0 * b Only one condition true: AND of each condition pair (for transitions leaving a state) should equal 0 \rightarrow proves pair can never simultaneously be true One condition true: OR of all conditions of transitions leaving a state) should equal 1 → proves at least one condition must be true = a*(1+b) + a'b = a + ab + a'b = a + (a+a')b = a + b Fails! Might not Example be 1 (i.e., a=0, Q: For shown transitions, prove whether: * Only one condition true (AND of each pair is always 0) * One condition true (OR of all transitions is always 1)








Mathematical Formalisms Two formalisms to capture behavior thus far Boolean equations for combinational circuit design ESMs for sequential circuit design Not necessary But tremendously beneficial Structured methodology Correct circuits Automated design, automated verification, many more advantages





Metastability Violating setup/hold time can lead to bad situation Metastable state: Any flip-flop state other than stable 1 or 0 Eventually settles to either, but we don't know which For internal circuits, we can make sure to observe setup time But what if input is from external (asynchronous) source, e.g., button press? Partial solution Insert synchronizer flip-flop for asynchronous input Special flip-flop with very small setup/hold time























Summary

- · FSM model to capture sequential behavior
 - FSM: describe timing behavior of sequential circuit.
 - States, and transitions among states.
- · FSM as a Controller
 - Controller-Datapath architecture.
 - Controller design process. - Convert FSM to a circuit.

 - Convert a circuit to FSM.
- Miscellaneous
 - Common mistakes when capturing FSMs.
 - Metastability
 - Glitching