



compressors are used to compress 16 partial products at the first level while the last partial product (pps16) is added with  $c33$  and the output is loaded into the last CSA, then two compressors are needed at level 2, and at level 3 one compressor is needed. At last two 64-bit CSAs are used to get the final result.

**Low power improvement:** We found that once the operand is loaded into the multiply-add unit, two parallel units work at the same time and the parallel method needs large one-bit full adders, thus switching power rises instantly. The solution is to build latch structures to control the input of two parallel multiply-add units, only one unit needs latches. The output of the latches follows by the input while the clock is at low level, and holds the value at high level. Therefore, at a clock's high level, one multiplier works (without latches) and the other is isolated by latches, and vice versa. In this way we can save 50% power consumption while the performance stays the same.

The other large power module is memory. To save temporary data, at least 4096-bit space is needed, registers are not suitable to store large data which means large area, and single-port memory could not finish read and write speed during one clock, therefore a two-port register file will be the best candidate. Because of large switching power, memory needs to be split into pieces. One  $64 \times 32$  memory is split into two  $32 \times 32$  memories and only one of the two memories works, for example, memory1 works while memory2 stops. Instead of one big memory, splitting into four memories can save over 50% power consumption.

**Performance and cost analysis:** Since frequency is fixed, the best way to measure speed is the total clock cycles. To get a fair comparison, we select papers that give power test results because of its importance in RFID. We calculate the product of area-power-cycles (APC), the smallest result would be the best design, as shown in the Table 1. Reference [4] has the fastest speed, yet uses large area, though lack of power results, we found that the power is larger than ours since the 64-bit multiplier is used. Reference [8] is fast enough but the area and power are large. References [9] and [6] use less area and power but the APC is still high. Thus, in terms of APC product, our design is the best choice for low power systems.

**Table 1:** Test results and comparison

Ref.	Tech. ( $\mu\text{m}$ )	Freq. (MHz)	Cell area ( $\text{mm}^2$ )	Power (mW)	Cycles (M)	APC
[4]	0.09	421.94	0.76	–	0.283	–
[8]	0.18	460	5.76	830	0.785	3753
[9]	0.18	60	0.32	70	30	672
[6]	0.18	200	0.61	32.5	1.92	38
Ours	0.13	13.56	0.27	15	2	8.1

There are huge numbers of RSA patents, yet it is difficult to compare them with ours because those patents never offer test results. However,

when we compare their algorithms and low power methods, we conclude that our design is the most suitable for low power systems.

**Conclusion:** An area-efficient and low power architecture is presented for RFID. Benefiting from algorithm improvement and architecture design as well as low power optimisation, the proposed scheme not only reduces power but also saves area. Based on SMIC 0.13  $\mu\text{m}$  CMOS technology, the area of  $0.27 \text{ mm}^2$  and the power of 15mW make the processor especially suitable for passive RFID and other low power systems. From the APC product, we can see that our test result has better performance than existing designs.

**Acknowledgment:** This work was supported in part by NSFC-Guangdong Key project, grant (U0935002).

© The Institution of Engineering and Technology 2012

21 May 2012

doi: 10.1049/el.2012.1767

D.M. Wang, Y.Y. Ding, J. Zhang, J.G. Hu and H.Z. Tan (School of Information Science and Technology, Sun Yat-sen University, Guangzhou, People's Republic of China)

E-mail: is04wdm@mail2.sysu.edu.cn

## References

- 1 Sutter, G.D.: 'Modular multiplication and exponentiation architectures for fast RSA cryptosystem based on digit serial computation', *IEEE Trans. Ind. Electron.*, 2011, **58**, (7), pp. 3101–3109
- 2 Iput Heri, K.: 'Very fast pipelined RSA architecture based on Montgomery's algorithm'. 2009 Int. Conf. on Electrical Engineering and Informatics, Selangor, Malaysia, 2009, pp. 491–495
- 3 Chen, J.H.: 'A high-performance unified-field reconfigurable cryptographic processor', *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, 2010, **18**, (8), pp. 1145–1158
- 4 Miyamoto, A.: 'Systematic design of RSA processors based on high-radix Montgomery multipliers', *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, 2011, **19**, (7), pp. 1136–1146
- 5 Hisakado, T.: '61.5 mW 2048-bit RSA cryptographic co-processor LSI based on N bit-wised modular multiplier'. 2006 Int. Symp. on VLSI Design, Automation and Test, Hsinchu, Taiwan, 2006, pp. 1–4
- 6 Zheng, X.: 'Design and implementation of an ultra low power RSA coprocessor'. 4th Int. Conf. on Wireless Communications, Networking and Mobile Computing, Dalian, China, 2008, pp. 1–5
- 7 Finkenzeller, K.: 'RFID handbook: Fundamentals and applications in contactless smart cards and identification' (John Wiley & Sons, 2003, 2nd edn), p. 44
- 8 Yeh, C.: 'An 830 mW, 586 kbps 1024-bit RSA chip design'. Proc. Design, Automation and Test in Europe, Munich, Germany, 2006, Vol. 2
- 9 Lu, R.: 'A low-cost cryptographic processor for security embedded system'. ASPDAC 2008: Design Automation Conf., Seoul, Republic of Korea, 2008, pp. 113–114