# **10320 CS410001 – Computer Architecture 2015**

# Project #2

## 1. Project Objective

- a. Implement a pipelined, functional processor simulator for the reduced MIPS R3000 ISA, following the specification "Datasheet for the Reduced MIPS R3000 ISA" in Appendix A
- b. Design your own test case to validate your implementation, particularly on hazards handling.

## 2. Additional Specification

- a. Pipeline Description
  - 5 stages: instruction fetch (IF), instruction decode (ID), ALU execution (EX), data memory access (DM) and write back (WB).
  - ii. Conditional branches and unconditional branches are evaluated during the ID stage.
  - iii. Load/store computes the address to be accessed in D memory during the EX stage, and accesses data memory during the DM stage.
  - iv. Arithmetic/bitwise shift/logical operations are done during the EX stage.
  - v. There are three forwarding paths: EX/DM to ID, EX/DM to EX, DM/WB to EX.
  - vi. All write back executions targeting to \$0~\$31 are done during the first half of the cycle in the WB stage.
  - vii. All reads to registers are done during the second half of the cycle in the ID stage.
  - viii. PC is updated in each cycle **after** executing all instructions in each pipeline stage.
  - ix. If inserting "NOPs" is needed to resolve hazards, i.e. use sll \$0, \$0, 0.

#### b. Other Constraints

- i. The pipeline is **initialized** with **NOPs in all stages**.
- ii. The simulation of the pipelined processor **terminates** after **five "halt"** instructions filling **all pipeline stages.**
- iii. **Register 0** is a **hard-wired 0**; any attempt to write to register 0 takes no effect.
- iv. Both the instruction memory and data memory are of 1K size.
- v. The executable should be named **pipeline**.
- vi. To avoid re-execution of some stages, we suggest that the pipeline is simulated in the order of WB  $\rightarrow$  DM  $\rightarrow$  EX  $\rightarrow$  ID  $\rightarrow$  IF.

#### 3. Input Format

Same as that of Project 1. Please refer to the specification of Project 1 and *Appendix B*, "Sample Input."

#### 4. Output Requirement

For each test case, an output file named **snapshot.rpt** and **error dump.rpt** should be generated.

a. **snapshot.rpt**: The file should contain the values of all registers, mnemonic in each pipeline

# Prof. Ren-Song Tsay © National Tsing Hua University

# **10320 CS410001 – Computer Architecture 2015**

stage and hazards at each cycle.

b. **error dump.rpt**: The file should contain error messages.

For format details please refer to *Appendix C-2*, "Sample Output for Project 2." and *Appendix D*, "Error Detection Sample".

## 5. Test Case Design

Your test case should cover at least one control hazard, one data hazard resolved by inserting NOPs, and one data hazard cleared by forwarding. The number of NOPs inserted is not limited, and same is the forwarding path used in your test case. For other details, refer to *project\_1.pdf*. **Note that your test case should not run over 500,000 cycles, or it will be deemed invalid.** 

### 6. Evaluation

Same as project 1.

• Note that we use **nthucad workstation** as our official testing environment.

Furthermore, we will evaluate your project using scripts. Please make sure that your project can be executed by the script provided by TA's. **If it cannot run through the script, you will get zero grade even if your program or result is <b>correct.** 

## 7. Etiquette

- a. Do not plagiarize others' works, or you will fail this course.
- b. No acceptance of late homework.
- c. For details of submission, please note the announcement on the course website.