


MIPS 5-stage Pipelined processor design



- The diagram given above shows the design of a MIPS 5-stage pipelined processor with all the necessary modules. This diagram was used as a reference for coding the pipelined processor.
- The various instructions that are implemented as a part of this design are R-type instructions (add,sub,and,or,nor,slt), lw,sw,andi,addi,ori,slti and beq.

Brief description of the modules coded in Verilog

- Pipelined_mainprocessor.v is the main file which consists of a compilation of all the modules present in different files and models the pipelined processor. Care has been taken that the module name matches with the file name for easy readability and reliability of functions of different modules.
- The various mux files are used to select from various inputs and direct it to the output according to the control signal present.

- The control signals required for the working of various modules and instructions are generated in MainControl.v and ALUControl.v files.
- The various memories present in the processor (Instruction Memory, Data Memory and Register File) are modelled in files Instruction_Memory.v, DataMemory.v and Register_file.v.
- Data hazards are resolved in the processor by using the Forwarding_Unit.v and HazardDetection_Unit.v files. Control hazards are resolved by introducing stalls.
- The various registers present between different stages in the pipeline are modelled as such in Verilog.
- The Programcounter.v is used for updating the next value of PC.
- The signextend module is used for sign extending 16-bit input to a 32-bit input.
- The shifter is used for shifting input by 2 bits for calculation of branch address later.

Simulation

- 'code.txt' is a file used for initializing the instruction memory and this file can be modified to add more instructions (those mentioned in first page) to simulate the working of the processor.
- The instructions implemented for simulation purposes are:

add \$t4, \$t2, \$t1

addi \$t5, \$t2, 0x09

add \$t2, \$t0, \$t1


sw \$t2, 0(\$zero)

sub \$t3, \$t2, \$t1

beq \$t3, \$t0, -4

lw \$t2, 0(\$zero)

- Some of the instructions are chosen to demonstrate the working of the processor in situations of hazard. There is control hazard in instruction 6 (beq) and data hazard between instructions 4 and 5.
- While simulating, it is to be made sure that the 'code.txt' file is present in the simulation directory or project.



- The above diagram shows the simulation of the processor carried out in Modelsim. dmem and regfile can be monitored for verifying the correctness of various instructions. The signals shown in the picture are the main signals that can be used for checking the working of the processor.