

# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date:10-4-2021

Name: Achyut Jagini	SRN:PES2UG19CS013	Section:A
---------------------	-------------------	-----------

Week#\_\_\_\_10\_\_\_\_Program Number: \_\_\_\_1\_\_\_\_

**Given a C- Code convert it in its equivalent ARM Code.**

**These programs need to be executed on ARMSIM Simulator**

1)  $x = (a + b) - c;$

**R0=a**

**R1=b**

**R2=c**

**R3=x**

**ARM Assembly Language Code**

**MOV R0,#2**

**MOV R1,#3**

**MOV R2,#4**

**ADD R3,R1,R0**

**SUB R3,R3,R2**

**Screenshot showing the value of x, a, b, c in the register window.**

ARMSim# - The ARM Simulator Dept. of Computer Science

File View Cache Debug Watch Help

RegistersView

General Purpose Floating Point

Hexadecimal  
Unsigned Decimal  
Signed Decimal

R0 : 00000002  
R1 : 00000003  
R2 : 00000004  
R3 : 00000001  
R4 : 00000000  
R5 : 00000000  
R6 : 00000000  
R7 : 00000000  
R8 : 00000000  
R9 : 00000000  
R10 (sl) : 00000000  
R11 (fp) : 00000000  
R12 (ip) : 00000000  
R13 (sp) : 00011400  
R14 (lr) : 00000000  
R15 (pc) : 00011400

-----  
CPSR Register  
Negative (N) : 0  
Zero (Z) : 0  
Carry (C) : 0  
Overflow (V) : 0  
IRQ Disable : 1  
FIQ Disable : 1  
Thumb (T) : 0  
CPU Mode : System  
-----  
0x000000df

CodeView

1.0

```
00001000:E3A00002 MOV R0,#2
00001004:E3A01003 MOV R1,#3
00001008:E3A02004 MOV R2,#4
0000100C:E0813000 ADD R3,R1,R0
00001010:E0433002 SUB R3,R3,R2...
```

OutputView WatchView

Console stdin/stdout/stderr

0x000000df

Type here to search

10:18 08-04-2021

2)  $z = (a \ll 2) | (b \& 15);$

R2=a

R1=b

R4=z

## ARM Assembly Language Code

**MOV R2,#4**


**MOV R1,#8**

**MOV R0, R2, LSL #2**

**AND R3,R1,#15**

**ORR R4,R0,R3**

**Screenshot showing the value of a, b, z in the register window.**



# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date:10-4-2021

Name: Achyut Jagini	SRN: PES2UG19CS013	Section:
---------------------	-----------------------	----------

Week#\_\_\_\_10\_\_\_\_\_

Program Number: \_\_\_\_2\_\_

1) Consider the following instructions. Execute these instructions using simulator of 5 stage pipeline of MIPS architecture.

ADD R0, R1, R2

SUB R3, R0, R4.

Observe the following and note down the results.

- a) Check whether there is data dependency for the second instruction?

You are signed in as PES2UG19C | MIPS Five Stage Pipeline | Watch 'UE19CS256\_050421\_Clas' | +

Not secure | ecs.umass.edu/ece/koren/architecture/windlx/main.html

to read if ever u fee... (18) Everything I Ne... The Idolmaster: Cin... Solutions to Engine... Solved Problems O... Solved Problems O... Blackjack simplified... » Reading list

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Subtract ▾ R1 ▾ R1 ▾ R1 ▾ Insert Instruction

☐ Data Forwarding Remove Instruction

Help Reset Application

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	int_add (R1, R2, R3)	IF	ID	+ - (I)	MEM	WB					
1	int_sub (R4, R1, R5)		IF	ID	S	S	+ - (I)	MEM	WB		

Step Execute All Instructions

Potential Hazards:

RAW: Instructions 0 and 1. Register R1.



yes

b) If yes, then, how many stall states have been introduced?

You are signed in as PES2UG19C | MIPS Five Stage Pipeline | Watch 'UE19CS256\_050421\_Clas' | +

Not secure | ecs.umass.edu/ece/koren/architecture/windlx/main.html

to read if ever u fee... (18) Everything I Ne... The Idolmaster: Cin... Solutions to Engine... Solved Problems O... Solved Problems O... Blackjack simplified... » Reading list

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Subtract ▾ R1 ▾ R1 ▾ R1 ▾ Insert Instruction

☐ Data Forwarding Remove Instruction

Help Reset Application

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	int_add (R1, R2, R3)	IF	ID	+ - (I)	MEM	WB					
1	int_sub (R4, R1, R5)		IF	ID	S	S	+ - (I)	MEM	WB		

Step Execute All Instructions

Potential Hazards:

RAW: Instructions 0 and 1. Register R1.



2

c) If data forwarding is applied how many stall states have been reduced?

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Subtract R1 R1 R1 Insert Instruction

☒ Data Forwarding Remove Instruction

Help Reset Application

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	int_add (R1, R2, R3)	IF	ID	+ - (I)	MEM	WB					
1	int_sub (R4, R1, R5)		IF	ID	+ - (I)	MEM	WB				

Step Execute All Instructions

Potential Hazards:

No Hazards Found.

# Microprocessor and Computer Architecture Laboratory

**UE19CS256**

**4th Semester, Academic Year 2020-21**

Date:10-4-2021

Name: Achyut Jagini	SRN: PES2UG19CS013	Section: A
---------------------	-----------------------	---------------

Week# 10

Program Number: 3

Consider the following code segment in C.

A = B + E;

C = B + F;

- a) Write the code using MIPS 5 STAGE pipeline architecture.

**ADD R1,R2,R5**

**ADD R3,R2,R6**

- b) Find the hazards;

You are signed in as PES2UG19C... x | (20) | AMV | Whatever It Tak... x | MIPS Five Stage Pipeline x +

Not secure | ecs.umass.edu/ece/koren/architecture/windlx/main.html

to read if ever u fee... | (18) Everything I Ne... | The Idolmaster: Cin... | Solutions to Engine... | Solved Problems O... | Solved Problems O... | Blackjack simplified... | Reading list

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

FP\_Add | F1 | F1 | F1 | Insert Instruction

☐ Data Forwarding | Remove Instruction

Help | Reset Application

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	fp_add (F1, F2, F5)	IF	ID	+ - (f)	MEM	WB					
1	fp_add (F3, F2, F6)		IF	ID	+ - (f)	MEM	WB				

Step | Execute All Instructions

Potential Hazards:

No Hazards Found.

Windows | Type here to search | Chrome | WhatsApp | Settings | Calendar | Teams | Dev | LIVE | 10:26 08-04-2021

c) Reorder the instructions to avoid pipeline stalls.

The solution is No Data dependency is seen in the above instructions.

Hence no stall states.



# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date:10-4-2021

Name: Achyut Jagini	SRN: PES2UG19CS013	Section: A
---------------------	-----------------------	---------------

Week#\_\_\_\_10\_\_\_\_\_

Program Number: \_\_\_\_4\_\_

Using MIPS 5 stage pipeline architecture, execute the following instructions and avoid stall states if any.

LW    \$10, 20(\$1)

SUB    \$11, \$2, \$3

ADD    \$12, \$3, \$4

LW    \$13, 24(\$1)

ADD    \$14, \$5, \$6

**a)Related Screenshot with stalls**

**No stalls**

**b)Related Screenshot without stalls**

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

FP\_Add ▾ F1 ▾ F1 ▾ F1 ▾ Insert Instruction  
☐ Data Forwarding Remove Instruction  
 Help Reset Application

Instruction		1	2	3	4	5	6	7	8	9	10	11	
0	fp_id (F1, Offset, R1)	IF	ID	EX	MEM	WB							
1	fp_sub (F2, F3, F4)		IF	ID	+ - (f)	MEM	WB						
2	fp_add (F5, F4, F6)			IF	ID	+ - (f)	MEM	WB					
3	fp_id (F7, Offset, R1)				IF	ID	EX	MEM	WB				
4	fp_add (F8, F9, F10)					IF	ID	+ - (f)	MEM	WB			
Step	Execute All Instructions												

Potential Hazards:

No Hazards Found.

# Microprocessor and Computer Architecture Laboratory

**UE19CS256**

**4th Semester, Academic Year 2020-21**

Date:10-4-2021

Name: Achyut Jagini	SRN: PES2UG19CS013	Section: A
---------------------	-----------------------	---------------

Week# 10 Program Number: 5

This exercise is to understand the relationship between delay slots, control hazards and branch execution in a 5 stage MIPS pipelined processor.

Label 1: LW \$1, 40(\$6)

BEQ \$2, \$3, Label2 : branch taken

ADD \$1, \$6, \$4

Label2: BEQ \$1, \$2, Label1 : branch not taken

SW \$2, 20(\$4)

ADD \$1, \$1, \$4

Assume full data forwarding and predict- taken branch prediction.

Note the observations.

You are signed in as PES2UG19C: x MIPS Five Stage Pipeline x Watch 'UE19CS256\_050421\_Clas' x +

Not secure | ecs.umass.edu/ece/koren/architecture/windlx/main.html

to read if ever u fee... (18) Everything I Ne... The Idolmaster: Cin... Solutions to Engine... Solved Problems O... Solved Problems O... Blackjack simplified... » Reading list

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

FP\_Add F1 F1 F1 Insert Instruction

☒ Data Forwarding Remove Instruction

Help Reset Application

Instruction	1	2	3	4	5	6	7	8	9	10	11
0 fp_ld (F1, Offset, R1)	IF	ID	EX	MEM	WB						
1 br_taken (Offset, R2)		IF	ID								
2 fp_add (F1, F6, F4)			IF								
3 br_untaken (Offset, R1)				IF	ID						
4 fp_sd (F2, Offset, R4)					IF	ID	EX	MEM	WB		
5 fp_add (F1, F1, F4)						IF	ID	+ - (f)	MEM	WB	

Step Execute All Instructions

Potential Hazards:

No Hazards Found.

No hazards found