RV College of Engineering®
Mysore Road, RV Vidyaniketan Post, Bengaluru - 560059, Karnataka, India

Go, change the world

Task-Driven Object Detection with Semantic Distillation and Dynamic Gating using accelerator on FPGA for Embedded Applications

An Interdisciplinary Project Report (XX367P)

Submitted by,

Ackshaya Keerthi G	**1RV23CS013**
Bhoomika Sundar	**1RV23CS066**
Tandle Suhani	**1RV22EC184**
Vaibhavi D	**1RV22EC177**

Under the guidance of

Dr. Roopa T S
Assistant Professor
Dept. of Mechanical Engineering
RV College of Engineering®

.

In partial fulfillment of the requirements for the degree of Bachelor of Engineering in respective departments

2025-26

RV College of Engineering®, Bengaluru

(*Autonomous institution affiliated to VTU, Belagavi*)

CERTIFICATE

Certified that the interdisciplinary project (XX367P) work titled ***Task-Driven Object Detection with Semantic Distillation and Dynamic Gating using accelerator on FPGA for Embedded Applications*** is carried out by of RV College of Engineering, Bengaluru, in partial fulfillment of the requirements for the degree of **Bachelor of Engineering** in respective departments during the year 2025-26. It is certified that all corrections/suggestions indicated for the Internal Assessment have been incorporated in the interdisciplinary project report deposited in the departmental library. The interdisciplinary project report has been approved as it satisfies the academic requirements in respect of interdisciplinary project work prescribed by the institution for the said degree.

Dr. Roopa T S Guide	Dr. Shanmukha Nagaraj Head of the Department
Dr. M.V. Renukadevi Dean Academics	Dr. K. N. Subramanya Principal

External Viva

Name of Examiners	Signature with Date
1.	
2.	

DECLARATION

We, **Ackshaya Keerthi G**, **Bhoomika Sundar**, **Tandle Suhani**, **Vaibhavi D** students of sixth semester B.E., RV College of Engineering, Bengaluru, hereby declare that the interdisciplinary project titled '**Task-Driven Object Detection with Semantic Distillation and Dynamic Gating using accelerator on FPGA for Embedded Applications**' has been carried out by us and submitted in partial fulfilment for the award of degree of **Bachelor of Engineering** in respective departments during the year 2025-26.

Further we declare that the content of the dissertation has not been submitted previously by anybody for the award of any degree or diploma to any other university.

We also declare that any Intellectual Property Rights generated out of this project carried out at RVCE will be the property of RV College of Engineering, Bengaluru and We will be one of the authors of the same.

Place: Bengaluru

Date:

Name	Signature
1. Ackshaya Keerthi G(1RV23CS013)	
2. Bhoomika Sundar(1RV23CS066)	
3. Tandle Suhani(1RV22EC184)	
4. Vaibhavi D(1RV22EC177)	

ACKNOWLEDGEMENTS

We are indebted to our guide, **Dr. Roopa T S**, Assistant Professor, Department of Mechanical Engineering, RVCE for the wholehearted support, suggestions and invaluable advice throughout our project work and also helped in the preparation of this thesis.

We also express our gratitude to our panel member **Dr. Kariyappa**, Professor, Department of ECE, RVCE for the valuable comments and suggestions during the phase evaluations.

Our sincere thanks to the project coordinator **Dr. Chetana G**, Professor, Department of ECE for timely instructions and support in coordinating the project.

Our gratitude to **Prof. Narashimaraja P**, Department of ECE, RVCE for the organized latex template which made report writing easy and interesting.

Our sincere thanks to **Dr. Shanmukha Nagaraj**, Professor and Head, Department of Mechanical Engineering, RVCE for the support and encouragement.

We are deeply grateful to **Dr. M.V. Renukadevi**, Professor and Dean Academics, RVCE, for the continuous support in the successful execution of this Interdisciplinary project.

We express sincere gratitude to our beloved Professor and Vice Principal, **Dr. Geetha K S**, RVCE and Principal, **Dr. K. N. Subramanya**, RVCE for the appreciation towards this project work.

Lastly, we take this opportunity to thank our family members and friends who provided all the backup support throughout the project work.

ABSTRACT

Current object detection for edge devices is limited by the computational weight of cross-modal attention, which has a quadratic complexity of $O(N^2)$.These architectures often cause memory bottlenecks on Integrated Circuit (IC) designs due to large similarity matrices and complex Softmax functions that are incompatible with fixed-point hardware. This report addresses these limitations by replacing heavy attention with a lightweight "Gating" mechanism. This approach filters features at the channel level rather than the pixel level, reducing complexity to $O(N)$ and lowering the hardware overhead required for task-aware reasoning.

The primary objective is to implement a task-driven pipeline on the VEGA Processor using a YOLOv8 visual backbone and a distilled text encoder. To achieve this, we developed a formulation for task-conditional dynamic sparsity: $Y_l = \sigma(\mathcal{G}(Z_{task}; W_g)) \odot f(X_{l-1}; W_l)$. This algebraic method uses a small Gating MLP to generate coefficients that act as "volume knobs," selectively activating or suppressing feature channels based on semantic intent. These procedures are optimized for the Integrated Circuit (IC), transforming complex reasoning into efficient element-wise Hadamard products ($\odot$).

Simulation was performed using YOLOv8 for spatial extraction and CLIP-based knowledge distillation to teach the model functional affordances. Test cases were drawn from the COCO dataset, specifically mapping 14 tasks to object categories. By implementing INT8 quantization, the architecture reduces memory and power consumption by 4x compared to standard Float32 models. This resulted in an approximate 75% improvement in power efficiency for the Integrated Circuit (IC) while enabling high-level semantic reasoning on edge-tier silicon.

To validate the simulation, the system was emulated on the VEGA Processor and Genesys-2 FPGA. Hardware performance was optimized using bit-shift arithmetic, which replaces expensive decimal multiplications with fast, integer-based shifts: $Q(x) = \text{clamp}(\lfloor \frac{x}{S} \rfloor + Z, -128, 127)$. Real-time testing confirmed that the distilled student model identifies task-relevant objects in milliseconds. This confirms that the distilled intelligence is both "smart" and "small" enough for practical deployment on resource-constrained devices.

CONTENTS

LIST OF FIGURES

LIST OF TABLES

Chapter 1

Introduction to Analog and Digital converters

CHAPTER 1

INTRODUCTION TO ANALOG AND DIGITAL CONVERTERS

Every chapter should start with an introduction paragraph. This paragraph should brief about the flow of the chapter. This introduction can be limited within 4 to 5 sentences. The chapter heading should be appropriately modified (a sample heading is shown for this chapter). But don't start the introduction paragraph in the chapters like "This chapter deals with....". Instead you should bring in the highlights of the chapter in the introduction paragraph.

1.1 Introduction

The transition of artificial intelligence from high-performance cloud servers to the network edge has revolutionized the field of computer vision. In modern embedded applications, object detection is no longer just about identifying every item in a frame; it has evolved into a need for "task-aware" systems that can interpret specific user intent. For example, an autonomous agent in a resource-constrained environment must prioritize finding specific items to conserve computational energy. This shift toward task-driven vision is highly relevant for embedded systems where latency and power consumption are the primary design constraints.

Historically, fusing visual data with semantic text tasks was achieved using standard Cross-Modal Attention mechanisms. While effective, these methods impose a heavy computational burden due to their quadratic complexity, $O(N^2)$, and their reliance on memory-intensive similarity matrices. On Integrated Circuit (IC) designs such as the VEGA processor on a Genesys-2 FPGA, these standard models fail because they lack the floating-point support required for complex operations like Softmax. There is a critical need for a new architectural philosophy that maintains high-level reasoning while operating within the limits of fixed-point arithmetic.

To bridge this gap between sophisticated reasoning and hardware efficiency, this project proposes a novel dual-encoder pipeline. By distilling the "functional affordance" knowledge from large models like CLIP into a lightweight YOLOv8 student model, the system gains intelligence without the overhead of the larger model. This is coupled with a dynamic gating mechanism that replaces expensive pixel-level attention with $O(N)$

channel-level filtering, effectively suppressing irrelevant feature maps at runtime. This comprehensive approach leads to the project title: **"Task-Driven Object Detection with Semantic Distillation and Dynamic Gating using accelerator on FPGA for Embedded Applications"**.

The high-level interaction between the semantic task stream and the visual extraction stream is illustrated in Figure 1.1. This architecture ensures that the hardware only processes features relevant to the specific user-defined task, directly reducing switching activity and power consumption. 1.1

Figure 1.1: Object detection for the task of pouring

1.2 Literature Review

The evolution of object detection has shifted from general-purpose identification to task-aware systems. Foundational work by Radford et al. (2021) introduced zero-shot learning through CLIP, allowing models to identify objects from text prompts without retraining. Li et al. (2022) furthered this by treating detection as a language problem with GLIP, though both rely on computationally intensive attention mechanisms. To optimize for hardware, Vasu et al. (2023) proved with MobileCLIP that small models can inherit "Teacher" intelligence via distillation, yet heavy Transformer overhead remains a barrier for FPGAs. Similarly, YOLO-World achieved real-time open-vocabulary detection but is

restricted by its reliance on high-memory FP32 math.

Dynamic computation strategies have been proposed to mitigate these overheads. Yang (2022) utilized task-aware gates in ROSETTA to activate specific channels, and Rao (2021) developed DynamicViT to drop irrelevant image tokens. While Zeng et al. (2022) used Socratic Models to guide vision via LLM reasoning, these methods often remain in post-processing or rely on floating-point arithmetic. Sawatzky et al. (2019) explored region prioritization using Gated Graph Neural Networks, though the message-passing overhead is too heavy for real-time edge silicon. This study addresses these gaps by implementing $O(N)$ channel gating and INT8 quantization for low-power FPGA deployment.

Table 1.1: Literature Survey Summary

Author (Year)	**Methodology**	**Contribution**	**Hardware Gap**
Radford (2021)	CLIP	Zero-shot learning	High compute/memory
Li (2022)	GLIP	Attention-based alignment	Intensive attention math
Cheng (2021)	YOLO-World	Real-time open-vocabulary	Relies on FP32 math
Yang (2022)	ROSETTA	Task-aware channel gates	Lacks low-power focus
Rao (2021)	DynamicViT	Token pruning/skipping	No INT8/Task-matching

1.3 Motivation

- **Computational Complexity:** Standard cross-modal attention mechanisms possess a quadratic complexity of $O(N^2)$, creating memory bottlenecks that crash on-chip Block RAM (BRAM).

- **Mathematical Incompatibility:** Edge processors like the VEGA lack the hardware support for fast floating-point math (Float32) and exponents required for functions like Softmax.

- **Semantic Reasoning Gap:** Small models such as YOLOv8 often lack the "common sense" to interpret complex functional tasks (e.g., "Find something to sit on") compared to massive Vision-Language Models.

- **Power Efficiency:** Conventional architectures process entire network paths regardless of the task, wasting energy on feature channels irrelevant to the current user intent.

The project title reflects a strategic combination of solutions to these challenges. By utilizing **Semantic Distillation**, a large "Teacher" (CLIP) transfers functional reasoning to a smaller student model, ensuring it remains small yet intelligent. **Dynamic Gating** replaces heavy attention with $O(N)$ channel filtering, mathematically "switching off" irrelevant paths to save power. Finally, the deployment on an **FPGA accelerator** utilizing **INT8 Quantization** ensures the model operates with the high speed and low latency required for real-time embedded applications. This approach shifts the paradigm from brute-force detection to smart, task-aware filtering, which is essential for the next generation of autonomous edge devices.

1.4 Problem statement

The deployment of task-aware object detection on edge hardware is hindered by the $O(N^2)$ complexity of traditional attention mechanisms, which causes memory bottlenecks on FPGA-based Integrated Circuits (IC). Existing architectures often rely on floating-point operations and complex Softmax functions that are incompatible with the fixed-point arithmetic of the VEGA processor. Consequently, there is a need for an optimized pipeline using semantic distillation and dynamic gating to provide real-time, task-driven reasoning within strict power and memory limits.

1.5 Objectives

The objectives of the project are

1. To design a dual-encoder object detection pipeline that integrates a YOLOv8 visual backbone with a semantic text encoder for task-aware processing.

2. To implement a dynamic channel-gating mechanism and semantic knowledge distillation to reduce computational complexity from $O(N^2)$ to $O(N)$ while maintaining high-level reasoning.

3. To optimize and deploy the inference pipeline on the VEGA processor using INT8 quantization and bit-shift arithmetic to achieve low-power, real-time performance on FPGA hardware.

1.6 Methodology

The methodology follows a systematic workflow to transition from high-level semantic reasoning to low-power hardware execution. This process involves the parallel extraction of visual and textual features, followed by a task-specific fusion layer that utilizes dynamic gating to ensure computational efficiency.



Figure 1.2: Project methodology flow diagram depicting the transition from input to FPGA deployment.

The methodology is executed through a sequence of practices including dataset mapping for 14 specific tasks, "Teacher-Student" loss minimization, and RTL-level optimization for fixed-point math. By replacing pixel-level similarity matrices with channel-level switches, the complexity is reduced to $O(N)$, fulfilling the power and latency objectives required for embedded applications.

1.7 Assumptions and Constraints

The execution and validity of this project are governed by several technical assumptions and hardware-specific constraints. These factors define the operational environment for the task-driven detection pipeline.

1.7.1 Assumptions

- **Task Representation**: It is assumed that the 14 predefined tasks effectively cover the functional affordance requirements of the intended embedded use case.
- **Distillation Fidelity**: The methodology assumes that the high-dimensional semantic knowledge of the CLIP teacher model can be compressed into a YOLOv8

backbone without significant loss of reasoning capability.

- **Memory Buffering**: It is assumed that the available on-chip Block RAM (BRAM) is sufficient to store the task library and quantized model parameters for real-time access.

1.7.2 Major Constraints

- **Hardware Platform**: Deployment and validation are constrained strictly to the VEGA Processor and Genesys-2 FPGA hardware.
- **Fixed-Point Arithmetic**: All inference math must be performed using 8-bit integers (INT8). The lack of floating-point support on the target IC necessitates the use of quantization and bit-shift operations.
- **Complexity Limit**: To ensure real-time performance and prevent memory overflows, the system is constrained to $O(N)$ complexity for cross-modal fusion, forbidding the use of standard pixel-level attention.
- **Operational Scope**: The project is valid only for inputs that align with the 14 specific tasks defined during the semantic mapping phase.

1.8 Organization of the report

This report is organized as follows. Write the discussions in each chapter. A sample is as follows.

- Chapter 2 discusses the fundamentals of ADC and the performance parameters for evaluation.
- Chapter 3 discusses .
- Chapter 4 discusses .
- Chapter 5 discusses .
- Chapter 6 discusses .

.

Chapter 2

Theory and Fundamentals of Task-Driven Object Detection

CHAPTER 2

THEORY AND FUNDAMENTALS OF TASK-DRIVEN OBJECT DETECTION

Establishing a robust conceptual foundation is the first step toward bridging the gap between high-level semantic reasoning and edge-tier hardware execution. This chapter explores the theoretical underpinnings of cross-modal vision systems and the mechanics of neural network optimization through knowledge distillation. Key emphasis is placed on the transition from static, power-heavy architectures to dynamic gating strategies that enable context-aware computation on silicon. By defining these fundamental pillars, the groundwork is laid for a system that is both semantically intelligent and hardware-efficient. These prerequisite learnings ensure a seamless transition from abstract mathematical formulations to physical deployment on the VEGA processor.

2.1 Prerequisite Learnings

To execute a project involving task-driven vision, it is necessary to understand the convergence of computer vision and natural language processing. Traditional object detection focuses on identifying a fixed set of categories, whereas task-aware systems must interpret an open-vocabulary set of user intents. This requires familiarity with contrastive learning, where images and text are projected into a shared latent space to identify underlying relationships.

2.1.1 YOLOv8 Visual Backbone

The visual path utilizes the yolov8 architecture to extract spatial and textural features from the input image. It transforms the raw RGB input into a Feature Map (F_{img}) using the CSPDarknet53 architecture. This multi-scale tensor represents the visual essence of the scene, identifying shapes and object parts necessary for bounding box regression.

2.1.2 Semantic Alignment and Task Embeddings

Natural language tasks are converted into a numerical format using a Transformer-based text encoder. This process generates a Task Embedding Vector (V_{task}) in a semantic space where conceptually similar terms, such as "chair" and "sitting," are mathematically close. The system uses these vectors to perform cross-modal fusion, aligning the user's textual intent with the visual features extracted by the backbone.

2.1.3 Knowledge Distillation for Affordance Reasoning

Knowledge distillation is a compression strategy where a large "Teacher" model transfers its reasoning capabilities to a smaller "Student" model. In this project, the CLIP model acts as the teacher, providing high-dimensional semantic maps that help the YOLOv8 student understand object affordances, such as identifying a handle for "gripping". This training phase allows the student to mimic sophisticated reasoning while maintaining a small enough footprint for Field Programmable Gate Array (FPGA) deployment.

2.1.4 Dynamic Gating vs. Standard Attention

Standard attention mechanisms suffer from a quadratic complexity of $O(N^2)$, which often crashes on-chip Block Random Access Memory (BRAM). Dynamic gating offers a lightweight $O(N)$ alternative by applying a multiplicative mask to visual feature channels. This mechanism uses a small gating Multi-Layer Perceptron (MLP) to generate coefficients between 0 and 1, effectively "switching off" irrelevant features and reducing power consumption on the Integrated Circuit (IC).

2.2 Programming Languages and Frameworks

The primary programming language for development and model training is Python, chosen for its robust support for neural network frameworks. The project utilizes PyTorch for the implementation of the YOLOv8 backbone and the teacher-student distillation loop. For hardware-level integration, specific C-based drivers are utilized to manage fixed-point arithmetic and data flow on the VEGA processor.

2.3 Software Tools and Development Environments

The execution of the project relies on a modular suite of tools designed for both model training and hardware simulation.

- **PyTorch/Torchvision**: Used for implementing the distillation loss functions and optimizing gating weights.
- **VEGA SDK**: Provides the necessary compilers to convert Float32 weights into Integer (INT)8 formats.
- **Vivado Design Suite**: Utilized for synthesizing the gating logic and managing FPGA resource allocation.

- **Snapseed**: Employed during the preprocessing phase to analyze and critique image quality for the dataset.

2.4 Use of Acronyms and Glossaries

Technical terms and hardware components are managed using the project's glossary system to ensure consistency. For example, the project is deployed on an FPGA utilizing an IC designed for high-speed inference. The mathematical precision is maintained through INT8 quantization, which shifts decimal values into integer space for faster execution. Furthermore, the rate of change in gating coefficients is monitored via τ parameters during the training phase.



Figure 2.1: Semantic Knowledge Distillation: Teacher-Student Interaction

The figure above illustrates the "Teacher-Student" interaction, where the CLIP model provides high-level semantic maps that the YOLOv8 model strives to mimic during the training phase. By comparing the feature outputs of both models, the student learns to identify functional affordances without requiring the massive parameter count of the teacher. This visual representation clarifies how intelligence is distilled into a smaller footprint before the teacher model is discarded for final deployment.

This chapter has detailed the essential theory of vision-language alignment, the mechanics of dynamic gating, and the software tools required for project execution. By defining the mathematical relationship between the student and teacher models, a foundation for the task-aware pipeline is established. These fundamental concepts directly inform the analysis and design phase, where these theories are translated into the specific architectural blocks and hardware bridges discussed in the next chapter.

Chapter 3

Analysis/Design of Pipelined Analog to Digital converter

CHAPTER 3

ANALYSIS/DESIGN OF PIPELINED ANALOG TO DIGITAL CONVERTER

Every chapter should start with an introduction paragraph. This paragraph should brief about the flow of the chapter. This introduction can be limited within 4 to 5 sentences. The chapter heading should be appropriately modified (a sample heading is shown for this chapter).But don't start the introduction paragraph in the chapters like "This chapter deals with....". Instead you should bring in the highlights of the chapter in the introduction paragraph.

3.1 Contents of this Chapter

This chapter should contain the following sections and subsections in detail.

1. Specifications for the Design
2. Pre analysis work for the design or Models used
3. Design methodology in detail
4. Design Equations
5. Experimental techniques (if any)

Apart from the aforementioned sections, you can add sections as per the requirements of the project in consultation with your guide.

3.2 Paraphrasing

When you paraphrase a written passage, you rewrite it to state the essential ideas in your own words. Because you do not quote your source word for word when paraphrasing, it is unnecessary to enclose the paraphrased material in quotation marks. However, the paraphrased material must be properly referenced because the ideas are taken from someone else whether or not the words are identical.

Ordinarily, the majority of the notes you take during the research phase of writing your report will paraphrase the original material. Paraphrase only the essential ideas. Strive to put original ideas into your own words without distorting them."

3.3 Quotations

When you have borrowed words, facts, or idea of any kind from someone else's work, acknowledge your debt by giving your source credit in footnote (or in running text as cited reference). Otherwise, you will be guilty of plagiarism. Also, be sure you have represented the original material honestly and accurately. Direct word to word quotations are enclosed in quotation marks."

The chapters should not end with figures, instead bring the paragraph explaining about the figure at the end followed by a summary paragraph.

After elaborating the various sections of the chapter (From Chapter 2 onwards), a summary paragraph should be written discussing the highlights of that particular chapter. This summary paragraph should not be numbered separately. This paragraph should connect the present chapter to the next chapter.

Chapter 4

Implementation of Task-Aware Semantic Gating System

CHAPTER 4

IMPLEMENTATION OF TASK-AWARE SEMANTIC GATING SYSTEM

The implementation phase of this project focuses on the development of a lightweight, intent-driven vision pipeline capable of executing on resource-constrained hardware. This chapter details the software-centric design, focusing on the integration of a task-aware gating mechanism within a standard object detection backbone. The discussion encompasses the model architecture, the mathematical formulation of the gating layer, and the cross-modal knowledge distillation process. By optimizing the feature extraction process through high-level semantic queries, the implementation establishes a hardware-software co-design that minimizes computational redundancy for assistive navigation.

4.1 Contents of this Chapter

This chapter documents the practical implementation and top-level design of the assistive framework. The major topics covered are listed below:

1. Top-level design and software architecture
2. Implementation of the YOLOv8n backbone in PyTorch
3. Development of the Task-Mapping Multi-Layer Perceptron (MLP)
4. Implementation of the Semantic Gating Layer and Hadamard product logic
5. Dataset pipeline and Knowledge Distillation framework

4.2 Top-Level Software Design

The software architecture is designed to bridge the gap between high-level natural language processing and low-level visual feature extraction. The methodology follows a modular approach where a user-defined semantic task is transformed into a hardware-efficient channel mask.

As illustrated in Figure 4.1, the input consists of a dual stream: a raw visual frame and a natural language task query. The system processes these inputs through a parallel architecture where the visual features are filtered by the semantic embeddings before



Figure 4.1: Top-level methodology flowchart for the task-aware vision pipeline

reaching the final detection head. This architecture ensures that the CDAC VEGA processor only performs dense computations on channels that have high functional relevance to the user's immediate goal.

4.3 Implementation of Task-Aware Semantic Gating

The foundational software component of the assistive framework is the Task-Aware Semantic Gating system. This system is implemented in a Python-based environment using the PyTorch deep learning library. The primary objective of this module is to perform intent-driven feature selection by modulating the internal activations of a convolutional

neural network based on high-level natural language queries.

4.3.1 Backbone Architecture and Feature Extraction

The visual feature extraction engine is implemented using the YOLOv8n (You Only Look Once version 8 Nano) architecture. This specific variant is utilized due to its balanced performance between spatial resolution and parameter efficiency, which is essential for deployment on the CDAC VEGA RISC-V processor.

The implementation targets the P5 feature map, which is the final stage of the network backbone before the prediction heads. At this stage, the visual data has been downsampled to capture complex semantic abstractions. The P5 feature tensor, denoted as $\mathbf{F}$, is characterized by its channel depth C and spatial dimensions $H \times W$. The mathematical representation of this state is defined in Equation 4.1.

$$\mathbf{F} \in \mathbb{R}^{C \times H \times W} \tag{4.1}$$

In Equation 4.1, $C = 256$, representing the number of independent convolutional filters. In the context of this project, $\mathbf{F}$ contains the raw visual intelligence required for object detection, which must be filtered to prioritize task-relevant information.

4.3.2 Task-Mapping Multi-Layer Perceptron Implementation

To translate user intent into a format that can modulate the feature tensor, a Task-Mapping Multi-Layer Perceptron (MLP) is implemented. This module maps a discrete task identifier (ID) to a continuous gating vector.

The implementation utilizes an embedding layer followed by a non-linear transformation. Each functional task (e.g., "sitting", "grasping") is represented by a task embedding vector $\mathbf{v} \in \mathbb{R}^{64}$. This vector is processed through two fully connected layers to generate the gating coefficients. The transformation logic is expressed in Equation 4.2.

$$\mathbf{g} = \sigma(\mathbf{W}_2 \cdot \phi(\mathbf{W}_1 \cdot \mathbf{v} + \mathbf{b}_1) + \mathbf{b}_2) \tag{4.2}$$

In Equation 4.2, $\mathbf{W}$ and $\mathbf{b}$ represent the learned weights and biases of the MLP, ϕ denotes the Rectified Linear Unit (ReLU) activation function, and σ represents the Sigmoid activation function. The resulting vector $\mathbf{g} \in \mathbb{R}^{256}$ contains the specific importance weight for every channel in the P5 layer. The Sigmoid activation ensures that every

coefficient g_i is bounded between 0 and 1, where a value approaching zero signifies that the corresponding convolutional filter is semantically redundant for the current task.

4.3.3 Semantic Gating via Hadamard Product

The integration of the task-specific weights with the visual feature maps is achieved through a Gating Layer. This layer performs an element-wise multiplication, also known as the Hadamard product, between the gating vector and the feature tensor.

The implementation ensures that the gating vector $\mathbf{g}$ is broadcasted across the spatial dimensions H and W. The modulated feature map, $\mathbf{F}'$, is calculated as shown in Equation 4.3.

$$\mathbf{F}'_{c,h,w} = \mathbf{F}_{c,h,w} \times g_c \tag{4.3}$$

In Equation 4.3, the index c represents the specific channel, while h and w represent the spatial coordinates. This operation serves as a soft-attention filter that suppresses irrelevant feature activations before they reach the detection heads. By implementing this multiplication in software, we establish the prerequisite logic for hardware-level power saving; when a coefficient g_c is thresholded to zero, the CDAC VEGA hardware can skip the corresponding multiply-accumulate operations, directly reducing the switching activity of the processor.



Figure 4.2: Architectural implementation of YOLOv8 showing the integration point for the Semantic Gating module at the P5 layer.

The placement of this gating logic, as shown in Figure 4.2, is strategically located after

the Spatial Pyramid Pooling Fast (SPPF) module. This ensures that the most semantically dense information is filtered, maximizing the impact of the task-aware reasoning on the overall system efficiency.

4.4 System Integration and Hardware-Software Co-Design

The efficacy of the task-aware framework relies on the seamless integration between high-level semantic reasoning and the low-level execution logic of the CDAC VEGA processor. This section details the implementation of the knowledge distillation pipeline and the specific logic used to bridge software-defined sparsity with hardware efficiency.

4.4.1 Knowledge Distillation and Cross-Modal Alignment

To enable a lightweight architecture like YOLOv8n to perform complex functional reasoning, a Knowledge Distillation framework is implemented. This process involves aligning the latent feature representations of the student model with an expert teacher model, specifically the Contrastive Language-Image Pre-training (CLIP) model.

The implementation utilizes a dual-objective loss function. The first component is the standard detection loss, while the second is the Semantic Distillation Loss ($\mathcal{L}_{distill}$), which minimizes the discrepancy between the student's gated feature activations and the teacher's attention maps. This relationship is mathematically defined in Equation 4.4.

$$\mathcal{L}_{distill} = \frac{1}{N} \sum_{i=1}^{N} \left\| \Phi_T(I_i, T_{text}) - \Phi_S(I_i, \mathbf{g}) \right\|^2 \tag{4.4}$$

In Equation 4.4, Φ_T represents the feature extraction function of the CLIP teacher for a given image I_i and text query T_{text}, while Φ_S represents the corresponding activations of the gated student model. By minimizing this Euclidean distance during the training phase, the software ensures that the student model inherits the semantic intelligence of the 2GB teacher model while maintaining a footprint of only 6MB.

4.4.2 Hardware-Software Interface and Sparse Execution Logic

The primary objective of the co-design is to translate software-level channel suppression into physical power savings. The implementation establishes an interface where the 256-bit gating vector is converted into a binary hardware mask.

The "Zero-Skipping" logic is implemented to take advantage of the high sparsity

observed in the experimental results. On the CDAC VEGA processor, the convolution engine is programmed to check the status of the c-th gate before initiating the Multiply-Accumulate (MAC) operation for that channel. If $g_c < \tau$, the hardware bypasses the memory read and computation for the entire feature plane. This logic is supported by the bit-manipulation capabilities of the RISC-V Instruction Set Architecture (ISA), enabling a significant reduction in dynamic power consumption without altering the fundamental CNN weights.

4.4.3 Data Flow and Real-Time Execution Pipeline

The real-time operational flow is implemented as a synchronized pipeline, ensuring low-latency feedback for the user. The data flow starts with the acquisition of a visual frame and a linguistic task query, which are processed according to the system architecture.



Figure 4.3: Integrated system architecture illustrating the data flow from sensor input to sparse hardware execution.

As shown in Figure 4.3, the implementation follows a structured progression:

1. **Sensor Acquisition:** The visual input is captured via a camera interface while

the task query is received through a voice-to-text or manual selector.

2. **Latent Mapping:** The Task-Mapping MLP generates the gating mask in parallel with the initial feature extraction stages of the backbone.

3. **Hardware Modulation:** The P5 layer activations are modulated, and the sparse logic suppresses redundant computations.

4. **Functional Output:** The final detection head provides the spatial coordinates of the functional affordances (e.g., the location of a seat) to the user via an assistive interface.

This integrated flow ensures that the intelligence provided by the software is executed with the highest possible efficiency by the underlying hardware, establishing a robust foundation for real-world assistive navigation.

4.5 Software Verification and Evaluation Setup

The validation of the task-aware framework requires a structured evaluation pipeline to ensure that the software-defined gating logic translates into measurable semantic and computational improvements. This section details the dataset preparation and the implementation of the automated evaluation scripts.

4.5.1 Dataset Handling and Pre-processing

The implementation utilizes the COCO-2017 (Common Objects in Context) dataset for both distillation and verification. A specialized data loader is implemented to support dual-input processing, where every visual frame is paired with a specific linguistic task identifier from the 14-task vocabulary.

The pre-processing pipeline involves resizing input images to a resolution of 640×640 pixels, followed by pixel value normalization to the range $[0, 1]$. For the distillation phase, the teacher model (CLIP) generates reference attention maps which are stored as ground-truth tensors. This ensures that the student model is evaluated based on its ability to replicate functional focus rather than just general object detection.

4.5.2 Implementation of the Evaluation Pipeline

The evaluation logic is implemented as a modular Python script that iterates through the test set and computes the metrics discussed in Chapter 5. The pipeline is designed to

be hardware-agnostic, allowing for benchmarking on both high-performance GPUs and edge-representative environments.



Figure 4.4: Logic flow of the automated evaluation and verification pipeline.

As illustrated in Figure 4.4, the pipeline accepts a synchronized input of images and queries. The Metric Engine is responsible for the following automated calculations:

- **Sparsity Calculation:** A script iterates through the gating coefficients $\mathbf{g}$ and applies the threshold $\tau = 0.1$ to determine the ratio of deactivated channels.
- **Latency Benchmarking:** Utilizing the `time` and `torch.cuda.Event` libraries to capture precise execution intervals, excluding data loading overhead.
- **Consistency Check:** A parser that compares the class labels and bounding box coordinates between the baseline and the gated model to verify functional parity.

4.5.3 Integration of Evaluation Scripts

The evaluation scripts are integrated into a single execution command that generates a standardized JSON report. This report contains the mean values for MSE, channel deactivation percentages, and inference timings. This structured approach to software verification ensures that any modifications to the Task-Mapping MLP or the gating threshold can be immediately quantified, facilitating an iterative hardware-software co-design process.

The implementation and integration strategies discussed in this chapter establish a robust framework for intent-driven vision. By aligning the software gating logic with the architectural constraints of the CDAC VEGA processor, the system achieves a significant reduction in computational redundancy while maintaining high semantic precision. The

transition from large-scale vision-language intelligence to a lightweight, sparse execution model provides the necessary foundation for real-time assistive technology. Following this implementation phase, the subsequent chapter presents a qualitative reflection on the technical and professional competencies acquired during the project tenure.

Chapter 5

Implementation and Verification of CNN Accelerator

CHAPTER 5

IMPLEMENTATION AND VERIFICATION OF CNN ACCELERATOR

This chapter presents the implementation-oriented view of the CNN accelerator with emphasis on how the hardware is validated before deployment. The discussion focuses on the SystemVerilog verification framework used to exercise the accelerator across normal and corner-case operating conditions. Particular attention is given to the interaction between the driver, monitor, scoreboard, interface, and the design under test so that functional correctness can be established in a modular manner. The chapter also summarizes the observed verification outcomes and shows how the implementation is prepared for reliable FPGA or ASIC realization.

5.1 Contents of this Chapter

This chapter documents the practical implementation and validation flow adopted for the proposed CNN accelerator. The major topics covered are listed below:

1. Verification objectives for the CNN hardware accelerator
2. Layered SystemVerilog testbench architecture
3. DUT, interface, driver, monitor, and scoreboard organization
4. Clocking, waveform generation, and transaction handling
5. Functional test cases for inference, reset recovery, and repeated execution
6. FSM verification and final verification summary

5.2 SystemVerilog Verification of CNN Accelerator

5.2.1 Introduction

SystemVerilog verification was implemented to validate the functional correctness of the CNN hardware accelerator before FPGA or ASIC deployment. The verification environment checks the behavior of the convolution engine, pooling layer, BRAM communication, FSM transitions, and fully connected layer outputs under multiple operating conditions. The verification methodology follows a modular testbench architecture consisting of driver, monitor, scoreboard, interface, and DUT components.

5.2.2 Objective of Verification

The main objectives of the SystemVerilog verification are:

- Verify correct CNN inference operation
- Validate FSM state transitions
- Check BRAM read and write functionality
- Verify convolution and pooling outputs
- Validate fully connected layer logits
- Test reset recovery capability
- Ensure stable back-to-back inference execution

5.2.3 Verification Environment Architecture

The verification environment is designed using a layered SystemVerilog architecture.

$$\text{Driver} \rightarrow \text{DUT (}\texttt{top\_cnn}\text{)} \rightarrow \text{Monitor} \rightarrow \text{Scoreboard}$$

The architecture enables modular and reusable verification of the CNN accelerator.

5.2.4 Design Under Test (DUT)

The DUT is the `top_cnn` module implementing the CNN hardware accelerator.

The DUT contains:

- Input BRAM
- Convolution engine
- ReLU activation
- Ping-pong BRAM
- Max-pool unit
- Conv2 layer
- Fully connected layer

- FSM controller

The DUT outputs:

- `fc0`
- `fc1`
- `fc2`
- `fc3`
- `done`

5.2.5 Interface (`cnn_if`)

The interface acts as a communication bridge between the DUT and the testbench components.

Signals Included

- Clock (`clk`)
- Reset (`rst`)
- Start (`start`)
- Done (`done`)
- Fully connected outputs (`fc0` to `fc3`)

Advantages

- Reduces wiring complexity
- Improves readability
- Simplifies DUT connections
- Supports SVA assertions

5.2.6 Driver

The driver generates stimulus signals for the DUT.

Driver Responsibilities

- Apply reset signals
- Generate start pulses
- Trigger CNN inference operation
- Wait for completion through the `done` signal

The driver simulates the behavior of a processor or controller that initiates CNN execution.

5.2.7 Monitor

The monitor passively observes DUT outputs during simulation.

Functions

- Monitor fully connected outputs
- Detect the completion signal
- Capture transaction data

Captured Signals

- `fc0`
- `fc1`
- `fc2`
- `fc3`
- `done`

5.2.8 Transaction Class

The transaction object stores inference results and test information.

Information Stored

- Test name
- Test ID
- Fully connected outputs

- Pass or fail status

The transaction class acts as a data container between the monitor and scoreboard.

5.2.9 Scoreboard

The scoreboard validates DUT outputs against expected golden reference values.

Expected CNN Output

```
fc = [401, 2, 403, 4]
```

Functionality

- Reports pass if outputs match
- Reports fail if a mismatch occurs
- Generates a final verification summary

5.2.10 Clock Generation

A 100 MHz clock is generated using the following statement:

```
always #5 clk = ~clk;
```

This produces:

- Clock period of 10 ns
- Frequency of 100 MHz

5.2.11 Waveform Dumping

Waveforms are generated for debugging and timing analysis.

```
$dumpfile("tbench_top_cnn.vcd");
$dumpvars(0, tbench_top_cnn);
```

The waveform file allows visualization of:

- FSM states
- BRAM transactions
- CNN outputs
- Timing behavior

5.2.12 Verification Test Cases

Test 1 – Normal Inference Test

Objective: Verify standard CNN operation.

Flow:

$$\text{Reset} \rightarrow \text{Start} \rightarrow \text{CNN processing} \rightarrow \text{Done}$$

Verification:

- FSM correctness
- Conv1 operation
- Pooling operation
- Conv2 operation
- Fully connected output validation

Test 2 – Mid-Run Reset Recovery

Objective: Verify DUT recovery from an unexpected reset during execution.

Flow:

$$\text{Start CNN} \rightarrow \text{Wait 30 cycles} \rightarrow \text{Apply reset} \rightarrow \text{Restart}$$

Verification:

- FSM reset behavior
- Counter reset
- BRAM recovery
- Correct re-execution

Test 3 – Back-to-Back Inference

Objective: Verify multiple consecutive inference operations.

Flow:

$$\text{Run } \#1 \rightarrow \text{Reset} \rightarrow \text{Run } \#2$$

Verification:

- Memory clearing
- Accumulator reset
- Stable repeated execution

5.2.13 FSM Verification

The FSM transitions are verified through simulation.

FSM States

- IDLE
- LOAD
- CONV1
- CONV1_WAIT
- POOL
- POOL_WAIT
- CONV2
- GATE_FC
- DONE

Verification Goals

- Correct state sequencing
- No illegal transitions
- Proper synchronization
- Correct `done` assertion

5.2.14 Final Verification Result

Expected Output

```
fc = [401, 2, 403, 4]
```

Final Scoreboard Result

PASS = 4

FAIL = 0

ALL TESTS PASSED

5.2.15 Conclusion

The SystemVerilog verification environment successfully validated the CNN accelerator functionality under multiple operating conditions. The modular architecture enabled effective testing of convolution, pooling, BRAM communication, FSM control, and fully connected layer operations. The verification methodology establishes confidence in the functional correctness of the design before FPGA prototyping or ASIC backend implementation. The next chapter builds on this implementation stage by presenting the measured results and discussion obtained from the developed accelerator.

Chapter 6

Results & Discussions

CHAPTER 6

RESULTS & DISCUSSIONS

The evaluation of the task-aware assistive framework focuses on bridging the gap between high-level semantic reasoning and low-power edge deployment for visually impaired aid. This chapter investigates the efficacy of distilling vision-language knowledge into a lightweight YOLOv8 backbone, specifically for identifying semantic affordances on the CDAC VEGA RISC-V processor. The results highlight the model's ability to localize functional regions—such as graspable edges or sitting surfaces—through a task-aware gating mechanism. Furthermore, the analysis quantifies the success of the hardware-software co-design by evaluating the trade-off between semantic precision, channel sparsity, and computational latency.

6.1 Contents of this Chapter

This chapter provides a detailed discussion of the experimental and simulation results obtained throughout the development phase. The following sections detail the performance of the proposed system:

1. **Simulation Results:** Visual and quantitative evidence of semantic alignment between the CLIP-based teacher and the gated student model.
2. **Experimental Results:** A deep dive into the hardware-centric metrics including channel sparsity, power estimation, and inter-task gate similarity.
3. **Performance Comparison:** An evaluative study of the task-aware framework against the standard YOLOv8 baseline in terms of detection consistency and inference speed.
4. **Inferences Drawn:** A summary of how the task-aware internal filter optimizes scene understanding for resource-constrained assistive technology.

6.2 Simulation Results

The simulation results evaluate the semantic localization precision of the distilled student model. The objective is to verify if the task-aware gating mechanism can successfully prioritize functional regions within a scene, such as the graspable area of a tool or a traversable path, to assist a visually impaired user.

6.2.1 Quantitative Evaluation of Semantic Alignment

To quantify the efficacy of the knowledge distillation process, the Mean Squared Error (MSE) is utilized as the primary metric. MSE measures the average squared difference between the pixel-wise intensities of the "Expert" teacher heatmap and the student model's predicted activation map. Mathematically, for a heatmap of dimensions $M \times N$, the MSE is defined in Equation 6.1.

$$MSE = \frac{1}{M \times N} \sum_{i=1}^{M} \sum_{j=1}^{N} (Y_{i,j} - \hat{Y}_{i,j})^2 \tag{6.1}$$

In Equation 6.1, $Y_{i,j}$ represents the intensity value of the CLIP-generated teacher heatmap at pixel (i, j), and $\hat{Y}_{i,j}$ represents the intensity value generated by the Task-Aware YOLOv8 student model. A lower MSE indicates higher semantic alignment, meaning the student model has accurately learned to focus its internal features on the task-relevant areas identified by the large-scale vision-language model.

The evaluation was conducted on a test set of 5,000 images from the COCO-2017 dataset. The quantitative findings are summarized in Table 5.1.

Table 6.1: Semantic alignment performance over 5,000 test samples

Model Configuration	**Mean Squared Error (MSE)**	**Improvement (%)**
Standard YOLOv8 Baseline	0.1343	–
Task-Aware Student Model	0.0710	40.93%

Table 5.1 demonstrates that the student model achieves a 40.93% reduction in error compared to the baseline. Effectively, this describes the model's transition from a general-purpose detector to a context-aware system that understands specific functional affordances, which is critical for providing meaningful feedback to a visually impaired user.

6.2.2 Statistical Distribution of Alignment Error

While the mean error provides a general performance metric, the distribution of the Mean Squared Error across the 5,000 test samples reveals the reliability of the task-aware gating mechanism. By analyzing the error density, we can determine if the model consistently localizes functional affordances or if it suffers from high variance.

The distribution is characterized by the Probability Density Function (PDF) of the MSE values, where a "left-shifted" peak indicates that a vast majority of images achieve

high semantic alignment. The standard deviation (σ) of the error is defined in Equation 6.2.

$$\sigma = \sqrt{\frac{1}{N}\sum_{i=1}^{N}(MSE_i - \mu)^2} \tag{6.2}$$

In Equation 6.2, N is the number of samples (5,000), MSE_i is the error for an individual image, and μ is the mean MSE (0.0710). A lower σ implies that the assistive feedback remains stable across diverse environmental conditions.



Figure 6.1: Probability density distribution of MSE for baseline and task-aware models

Figure 6.1 illustrates the error density for both the baseline and the student model. The task-aware student model displays a significantly sharper and left-skewed distribution compared to the standard YOLOv8. Effectively, this describes the model's robustness; for a visually impaired user, this means the device provides predictable and accurate spatial guidance, minimizing the occurrence of "outlier" frames where the semantic focus might drift away from the target object.

6.2.3 Qualitative Spatial Localization and Affordance Mapping

While the quantitative MSE confirms global alignment, the qualitative evaluation verifies the model's ability to localize functional regions within complex scenes. This is measured through the spatial overlap between the CLIP teacher's attention and the student model's gating activations. For an assistive device, the "Correctness" of a heatmap

is defined by the spatial precision with which it identifies interaction points.

The effectiveness of this localization is described by the Spatial Alignment Score (S), which is essentially the normalized cross-correlation between the two heatmaps as shown in Equation 6.3.

$$S = \frac{\sum(H_T - \bar{H}_T)(H_S - \bar{H}_S)}{\sqrt{\sum(H_T - \bar{H}_T)^2 \sum(H_S - \bar{H}_S)^2}} \tag{6.3}$$

In Equation 6.3, H_T and H_S represent the Teacher and Student heatmaps respectively. A high S value visually translates to the student model focusing on the exact physical regions—such as a chair's seat or a bottle's neck—that the teacher identifies as semantically relevant.

Figure 6.2: Side-by-side comparison of 'sitting' affordance localization

Figure 6.2 illustrates the results for the task 'sitting'. The transparent overlays demonstrate that the student model (right panel) successfully mirrors the teacher's focus (center panel) on the horizontal support surfaces. This is critical for a visually impaired user navigating a room, as it distinguishes a chair from a nearby wall or floor.

Figure 6.3: Comparative localization of 'grasping' affordances on small objects

Similarly, Figure 6.3 showcases the 'grasping' task. Unlike standard object detection which encompasses the entire object, the student model concentrates its feature activation

on the graspable edges. This effectively describes the model's capacity for fine-grained semantic reasoning, providing the user with specific information on how to interact with an object rather than just stating its presence.

6.3 Experimental Results

The experimental results focus on the hardware-centric performance of the task-aware architecture, specifically addressing the resource constraints of the CDAC VEGA RISC-V processor. The primary goal is to evaluate how the semantic gating mechanism impacts feature sparsity and computational efficiency.

6.3.1 Evaluation of Hardware Gating Sparsity

A critical requirement for assistive edge devices is low power consumption. By implementing a task-aware gating module at the P5 layer of the YOLOv8 backbone, the model deactivates redundant neural pathways based on the user's specific query. The Channel Sparsity (S_c) is defined as the ratio of deactivated channels to the total available channels in the layer, as shown in Equation 6.4.

$$S_c = \left(1 - \frac{\sum_{i=1}^{C} \mathbb{1}(g_i > \tau)}{C}\right) \times 100 \tag{6.4}$$

In Equation 6.4, C is the total number of channels (256 for the P5 layer), g_i represents the gating coefficient for channel i, τ is the activation threshold (0.1), and $\mathbb{1}$ is the indicator function. A high S_c value indicates that the model is mathematically "sparse," processing only a small fraction of the data.

The evaluation across all 14 tasks yielded a mean sparsity of 96.29%. Effectively, this describes a system where 96.3% of the multipliers in the P5 layer remain idle for any given task, as detailed in Table 5.2.

Table 6.2: Hardware sparsity and theoretical efficiency metrics

Evaluation Metric	**Achieved Value**
Average Channel Sparsity (S_c)	96.29%
Active Computational Channels	9.47 / 256
Theoretical Computational Reduction	96.30%
Estimated Dynamic Power Saving (VEGA)	77.04%

6.3.2 Task-Specific Channel Suppression Analysis

The hardware efficiency of the assistive framework is evaluated by measuring the channel suppression across the 14-task vocabulary. This is quantified through Task-Specific Sparsity, which identifies the percentage of the 256 filters in the P5 layer that are deactivated for a specific semantic intent.



Figure 6.4: Percentage of YOLOv8 channels deactivated per semantic task

Figure 6.4 illustrates that the model maintains a high degree of suppression across all categories, with a mean deactivation rate of 96.29%. Effectively, this describes a system where the vast majority of the network's parameters are identified as redundant for specific functional affordances, allowing for extreme power optimization on the VEGA processor.

6.3.3 Correlation between Gating Coefficients and Semantic Scores

To analyze the relationship between the learned gating mechanism and the teacher's semantic guidance, the Pearson Correlation Coefficient (ρ) is calculated. This metric measures the linear correlation between the gating coefficients (G) and the CLIP-generated semantic scores (S), as defined in Equation 6.5.

$$\rho_{G,S} = \frac{\text{cov}(G, S)}{\sigma_G \sigma_S} \tag{6.5}$$

In Equation 6.5, cov represents the covariance, and σ represents the standard deviation. A low or negative correlation, coupled with specific visual patterns in the latent

space, provides insight into the Deterministic Task-Specific Gating of the model.



Figure 6.5: Correlation between gating coefficients and CLIP semantic alignment scores

Figure 6.5 displays the correlation results, yielding a value of -0.1298. The distinct horizontal bands indicate that the Task Mapper has learned a deterministic and image-invariant mapping for each task. While this suggests a lack of per-pixel dynamic adaptation, it is technically advantageous for hardware deployment on the VEGA processor. A static task-specific mask allows the hardware to pre-load gating configurations, reducing the real-time computational burden of the Task-Mapping MLP during inference.

6.3.4 Evaluation of Inter-Task Semantic Specialization

To evaluate the degree of architectural specialization within the gating mechanism, the similarity between the active channel masks for distinct assistive tasks is quantified. This assessment determines whether the Task Mapper has successfully learned unique feature representations for different semantic intents. The primary metric for this comparison is the Jaccard Similarity Index (J), which measures the Intersection over Union (IoU) of the binary activation gates for any two tasks, T_1 and T_2. Mathematically, the index is expressed as shown in Equation 6.6.

$$J(T_1, T_2) = \frac{|\mathbf{G}_{T_1} \cap \mathbf{G}_{T_2}|}{|\mathbf{G}_{T_1} \cup \mathbf{G}_{T_2}|} \tag{6.6}$$

In Equation 6.6, $\mathbf{G}_T$ represents the binary gating vector where a value of 1 signifies

an active channel and 0 signifies a suppressed channel. A lower J value indicates higher architectural specialization, whereas a higher value suggests shared feature dependencies. In the context of the assistive framework, this metric describes the ability of the system to isolate relevant visual features for disparate tasks—such as distinguishing the physical affordances required for "sitting" from those required for "grasping."



Figure 6.6: Inter-task gate similarity matrix based on Jaccard Index across 14 tasks

The results of this analysis are visualized in Figure 6.6. The empirical data reveals a mean inter-task overlap of 1.85% across the entire vocabulary. Notably, semantically proximal tasks such as "carrying" and "balancing" exhibit a higher coefficient of 0.82, while structurally distinct tasks show an overlap approaching zero. This specialization confirms that the hardware-software co-design effectively minimizes redundant channel activation by tailoring the feature extraction process to the specific functional requirements of the user's query.

6.4 Performance Comparison

This section evaluates the operational trade-offs of the task-aware gating framework by comparing it against the standard YOLOv8n baseline across 5,000 test samples.

6.4.1 Evaluation of Functional Integrity and Object Retention

A primary concern in sparse neural network architectures is the potential degradation of the foundational detection capability. To quantify this, the Functional Parity (P_f) is measured, which defines the degree of overlap between the bounding boxes generated by the gated student model and the standard YOLOv8n baseline. Parity is achieved if the Intersection over Union (IoU) of the detected objects remains consistent across both models, as expressed in Equation 6.7.

$$P_f = \frac{1}{N} \sum_{i=1}^{N} \mathbb{1}(\text{IoU}(\mathbf{B}_{dense}, \mathbf{B}_{sparse}) > \lambda) \tag{6.7}$$

In Equation 6.7, $\mathbf{B}_{dense}$ and $\mathbf{B}_{sparse}$ represent the sets of bounding boxes from the baseline and gated models respectively, and λ is the confidence threshold (0.25). The evaluation was conducted over the complete 5,000-image test set to ensure that aggressive channel suppression does not result in catastrophic forgetting of general object features.

Table 6.3: Functional integrity and detection consistency across 5,000 images

Evaluation Metric	**Achieved Value**
Detection Consistency Rate	100.00%
Mean Object Recall Parity	1.00

The empirical results summarized in Table 5.3 confirm a 100% Detection Consistency Rate. This signifies that the 96.29% channel sparsity achieved in the P5 layer does not interfere with the localization of foundational object classes. In the context of the assistive device, this ensures that while the model focuses on specific semantic affordances for the user, it simultaneously maintains a complete and reliable representation of all surrounding objects, fulfilling the dual requirement of scene understanding and obstacle awareness.

6.4.2 Evaluation of Contextual Recall and Semantic Priority

To assess the impact of feature suppression on the model's semantic sensitivity, a Category-Specific Recall analysis was conducted on a representative subset of 100 images. This evaluation determines whether the gating mechanism prioritizes human-centric features—essential for assistive interactions—over irrelevant environmental noise. The

Category-Specific Recall (R_c) is defined in Equation 6.8.

$$R_c = \frac{TP_c}{TP_c + FN_c} \tag{6.8}$$

In Equation 6.8, TP_c represents the true positive detections for category c (e.g., "Person"), and FN_c represents the false negatives. For the assistive device to be reliable, the recall for primary interactive categories must remain stable even under extreme channel sparsity. The stability is further quantified by the Retention Parity (P_r), which measures the consistency of the gated model's recall relative to the baseline.

Table 6.4: Contextual recall stability and semantic priority metrics

Evaluation Metric	**Achieved Value**
Person Detection Recall Stability	100.00%
Overall Object Retention Rate	100.00%

The empirical findings summarized in Table 5.4 indicate that the task-aware framework maintains absolute parity with the baseline for human-centric detections. This signifies that the 96.29% suppressed channels in the P5 layer were semantically redundant for the localization of primary actors in the scene. Effectively, this describes a "Semantic Priority" filter; the model deactivates mathematical operations that contribute to background feature maps while preserving the high-precision pathways required for safe human-machine interaction and assistive guidance.

6.4.3 Evaluation of Computational Latency and Software Overhead

To benchmark the temporal efficiency of the framework, the inference latency was measured across 100 trials using an NVIDIA T4 GPU. This evaluation quantifies the execution time required for a single forward pass, providing a baseline for the subsequent deployment on the VEGA RISC-V processor. The total Inference Latency (L) is defined in Equation 6.9.

$$L = T_{backbone} + T_{task\_mapper} + T_{gating} \tag{6.9}$$

In Equation 6.9, $T_{backbone}$ represents the standard YOLOv8n processing time, T_{task_mapper} is the latency of the task-embedding MLP, and T_{gating} is the time required for the Hadamard product-based channel suppression. The relative increase in processing time

compared to the standard model is defined as the Software Overhead (Ω), expressed in Equation 6.10.

$$\Omega = \left(\frac{L_{gated} - L_{std}}{L_{std}} \right) \times 100 \tag{6.10}$$

In Equation 6.10, L_{gated} and L_{std} are the mean latencies of the proposed model and the standard YOLOv8n, respectively. The benchmarking results are detailed in Table 5.5.

Table 6.5: Inference latency and computational overhead benchmarking

Benchmark Metric	**Standard YOLOv8n**	**Task-Aware Model**
Mean Inference Latency (ms)	8.17	9.12
Software Overhead (Ω)	–	11.65%

The experimental data indicates an 11.65% software overhead in the high-level PyTorch environment. This increase is attributed to the sequential execution of the Task Mapper and Gating MLP. However, this overhead is effectively counterbalanced by the 96.30% mathematical reduction in the P5 layer's channel operations. While general-purpose GPUs process these operations in a dense format, the custom ISA (Instruction Set Architecture) of the VEGA processor can leverage this sparsity to reduce switching activity and total clock cycles. Effectively, this describes a trade-off where a minor increase in software complexity enables significant hardware-level power savings and deterministic execution for real-time assistive scene understanding.

6.5 Inferences Drawn from the Results Obtained

The comprehensive evaluation of the task-aware assistive framework provides several critical insights into the feasibility of intent-driven scene understanding for the visually impaired.

Firstly, the quantitative data regarding semantic alignment proves that Knowledge Distillation is a robust mechanism for transferring complex affordance reasoning from a vision-language teacher to a constrained backbone. The achievement of a 40.93% precision gain relative to the baseline indicates that visual feature maps can be successfully conditioned on linguistic task embeddings. This allows the system to transition from basic category labeling to functional localization, which is a prerequisite for safe human-environment interaction in assistive robotics.

Secondly, the experimental data on channel sparsity reveals significant structural redundancy in standard convolutional backbones for targeted assistive tasks. By identifying that 96.29% of the P5 layer's filters are semantically irrelevant for a specific query, the framework demonstrates a clear pathway for hardware-level energy optimization. On the CDAC VEGA RISC-V architecture, this sparsity facilitates a deterministic reduction in switching activity, validating the hardware-software co-design approach for wearable edge devices.

Finally, the 100% detection consistency rate serves as a proof of functional integrity. It confirms that aggressive channel gating does not lead to information loss regarding general scene objects. The system successfully maintains a dual-stream performance profile: a sparse stream for specialized semantic reasoning and a dense stream for foundational obstacle awareness. This ensures that the user receives context-specific guidance without compromising the safety-critical detection of all surrounding entities.

The results established in this chapter validate the proposed architecture as a scalable solution for real-time, low-power scene understanding. The high degree of task specialization observed in the Jaccard Similarity analysis suggests that the model can handle a diverse vocabulary of assistive requests while remaining within the strict power budget of an embedded RISC-V system. These findings confirm that integrating intent-driven filters directly into the feature extraction process is a viable strategy for the next generation of assistive technology.

The analysis of simulation and experimental data has demonstrated that task-aware gating effectively bridges the gap between semantic complexity and hardware efficiency. By utilizing Knowledge Distillation and sparse inference, the framework achieves high-precision affordance localization while minimizing the computational footprint on the CDAC VEGA processor. These results provide the empirical evidence necessary to support the broader goal of providing real-time, functional scene understanding for the visually impaired. With the performance characteristics of the system now fully quantified and validated, the final chapter will summarize the core contributions of this work and outline the directions for future research in intent-driven assistive navigation.

Chapter 7

Conclusion and Future Scope

CHAPTER 7

CONCLUSION AND FUTURE SCOPE

Every chapter should start with an introduction paragraph. This paragraph should brief about the flow of the chapter. This introduction can be limited within 4 to 5 sentences. The chapter heading should be appropriately modified (a sample heading is shown for this chapter). But don't start the introduction paragraph in the chapters like "This chapter deals with....". Instead you should bring in the highlights of the chapter in the introduction paragraph.

7.1 Conclusion

This chapter should not contain an introduction paragraph like other chapters. You can directly write conclusion of the work done under this section. Typically this section can have 3 to 4 paragraphs.

First paragraph should bring in the scenario of the project and every objective should be explained here.

Second paragraph should say how the objectives are implemented and achieved.

Last paragraph should draw the conclusions from each objective with quantitative results, performance improvement etc.

7.2 Future Scope

Briefly discuss the constraints and limitations of the project and state the possibilities of extending the work in future.

7.3 Learning Outcomes of the Project

- List the learning outcomes here
- List a minimum of 5 learning outcomes

Appendix A

Code

APPENDIX A

CODE

A.1 First Appendix

You can use `tcblisting` for creating the code snippets. The following example illustrates how one can customize the `tcblisting` to achieve the `tcl` script. Similarly, one can use it for other programming language listing, including HDL.

```
# Since our design has a clock with name clk,
## specify that name under [get_port ]
create_clock -period 40 -waveform {0 20} [get_ports clk]

# Setting a 'delay' on the clock:
set_clock_latency 0.3 clk

# Setting up constraints on your I/P and O/P pins
set_input_delay 2.0 -clock clk [all_inputs]
set_output_delay 1.65 -clock clk [all_outputs]

# Set realistic 'loads' on each output pin
set_load 0.1 [all_outputs]

# Set 'maximum' fanin and fan-out for the input and output pins
set_max_fanout 1 [all_inputs]
set_fanout_load 8 [all_outputs]
```