

Computer Architecture Experiment

Topic 1. Single-cycle CPU Design

浙江大学计算机学院 陈文智 chenwz@zju.edu.cn

实验操作流程



- □阅读实验文档,理解单周期处理器的各个 功能模块组成和内部实现方式。
- 口补全各个功能模块源代码中的空缺部分。
- □对处理器进行仿真,检验处理器的仿真结 果是否符合要求。
- □综合工程并下载至开发板,在单步执行的过程中检查调试屏幕的输出,检验处理器的执行过程是否正确。



实验验收标准



口仿真执行过程中,处理器的行为和内部控制信号均符合要求。

□下载至开发板后的单步执行过程中,寄存 器的变化过程和最终执行结果与测试程序 相吻合。



Outline



- Experiment Purpose
- Experiment Task
- Basic Principle
- Operating Procedures
- Precaution
- Checkpoints



Experiment Purpose



- Understand the principles of single-cycle CPU controller and master methods of single-cycle CPU controller design
- Understand the principles of datapath and master methods of datapath design
- Understand the principles of single-cycle CPU and master methods of single-cycle CPU design
- master methods of program verification of CPU



Experiment Task



 Design the CPU Controller, Datapath, bring together the basic units into Single-cycle CPU

 Verify the Single-Cycle CPU with program and observe the execution of program




16 MIPS Instructions

								189			
Bit #	3126	2521	2016	1511	106	50	Operations				
R-type	op	rs	rt	rd	sa	func					
add		rs	rt	rd	00000	100000	rd = rs + rt; with overflow	PC+=4			
sub		rs	rt	rd	00000	100010	rd = rs - rt; with overflow	PC+=4			
and		rs	rt	rd	00000	100100	rd = rs & rt;	PC+=4			
or	000000	rs	rt	rd	00000	100101	rd = rs rt;	PC+=4			
sll	000000	00000	rt	rd	sa	000000	rd = rt << sa;	PC+=4			
srl		00000	rt	rd	sa	000010	rd = rt >> sa (logical);	PC+=4			
slt		rs	rt	rd	00000	101010	if(rs < rt)rd = 1; else $rd = 0$; <(signed)	PC+=4			
jr		rs	00000	00000	00000	001000		PC=rs			
I-type	op	rs	rt		immediat	e					
addi	001000	rs	rt		imm		$rt = rs + (sign_extend)imm;$ with overflow				
andi	001100	rs	rt		imm		rt = rs & (zero_extend)imm;				
ori	001101	rs	rt	imm			rt = rs (zero_extend)imm;				
lw	100011	rs	rt		imm		$rt = memory[rs + (sign_extend)imm];$				
sw	101011	rs	rt		imm		memory[rs + (sign_extend)imm] < rt;				
beq	000100	rs	rt	imm			if (rs == rt) PC+=4 + (sign_extend)imm <<2; PC				
J-type	op			address							
j	000010			address			PC = (PC+4)[3128],address<<2				
jal.	000011			address			PC = (PC+4)[3128],address<<2; \$31 = PC+4				
	14										

CPU Controller





Output of CPU Controller(1)



```
pc_src_ctrl(inst_addr)
```

- Default: PC+4
- PC_JUMP: {inst_addr[31:28], inst_data[25:0], 2'b0}
- PC_JR: data_rs
- PC_BEQ: alu_out
- wb_addr_src_ctrl (regw_addr)
 - WB_ADDR_RD: addr_rd
 - WB_ADDR_RT: addr_rt
 - WB_ADDR_LINK: GPR_RA



Output of CPU Controller(2)




- □ exe_a_src_ctrl(opa)
 - EXE_A_RS: data_rs
 - EXE_A_LINK: inst_addr_next
 - EXE_A_BRANCH: inst_addr_next
- □ exe_b_src_ctrl(opb)
 - EXE B RT: data rt
 - EXE_B_IMM: data_imm
 - EXE B LINK: 32'h0
 - EXE_B_BRANCH: {data_imm[29:0], 2'b0}



Datapath











- CPU Controller
- ALU
- Register file
- Instruction Mem. and Data Mem.
- others: Register, sign-extend Unit, shifter, multiplexer







```
parameter
        ADDR_WIDTH = 6;
reg [31:0] data [0:(1<<ADDR_WIDTH)-1];
initial
        begin
        $readmemh("inst_mem.hex", data);
end
always @(*) begin
        if (addr[31:ADDR_WIDTH] != 0)
                dout = 32'h0;
        else
                dout = data[addr[ADDR_WIDTH-1:0]];
end
```



Data Memory(1)



```
parameter
        ADDR_WIDTH = 5;
reg [31:0] data [0:(1<<ADDR_WIDTH)-1];
initial
        begin
        $readmemh("data_mem.hex", data);
end
always @(negedge clk) begin
        if (we && addr[31:ADDR_WIDTH]==0)
                data[addr[ADDR_WIDTH-1:0]] <= din;</pre>
end
```



Data Memory(2)





Register File



```
reg [31:0] regfile [1:31]; // $zero is always zero
// write
always @(posedge clk) begin
         if (en w \&\& addr w != 0)
                  regfile[addr w] <= data w;</pre>
end
// read
always @(*) begin
         data a = addr a == 0 ? 0 : regfile[addr a];
         data b = addr b == 0 ? 0 : regfile[addr b];
end
// debug
`ifdef DEBUG
always @(*) begin
         debug data = debug addr == 0 ? 0 : regfile[debug addr];
end
`endif
```



Timing for single-cycle



□ Instruction Mem. Read: anytime

□ Regfile Read: anytime


□ Data Mem. Read/Write: Negtive Edge

□ Regfile Write: Positive Edge



SC CPU Diagram








Simulation (1)







Simulation (2)



, R1																			
							230. 000	ns											
Na	me	Value	,	200 ns		220 ns		240 ns		260 ns	1	280 ns		300 ns	3:	20 ns		340 ns	1.
	🖟 clk	1										1							Ħ
·	Б rst	0																	
 	👹 inst_addr[31:0	000000	000	000000	0000	0004	0000	8000	0000	000c	0000	0028	00000	002c	000000	030	0000	0034	$\overline{\chi}^{-}$
F	inst[31:0]	200500	000	000824	3424	0050	2005	0004	0c00	000a	0000	4020	8c890	0000	010940	020	20a5	ffff	χĒ
×	g pc_src[2:0]	0				0					Х				0				
	imm_ext	1																	
 	<pre>math display="block" display="block" display="block" math display="block" display="block" display="block" math display="block" mat</pre>	0				0				2	Х				0				
 	<pre> exe_b_src[1:0]</pre>	1		0						2	χ	0	X		X •				$\overline{\mathbf{x}}$
 	👹 exe_alu_oper[0		4	(;								0						
	mem_ren	0																	
	mem_wen	0																	
 	🖁 wb_addr_src[1	1		0						2	Х	0	X		X •				X
	wb_data_src	0																	
	wb_wen	1																	
 	₩ opa[31:0]	000000			00	000000			0000	0010	0000	0000	00000	050	000000	000	0000	0004	X
 	₩ opb[31:0]	000000	000	000000	0000	0050	0000	0004	$\overline{}$	0000	00000		00000	0000	000000)a3	ffff	ffff	ΧĒ
¥	👹 regfile[1:31,31	[00000	[XXX	«xxxx»	[0000000	0, XXX···	[0000000	0, XXX···	([0000000	0, XXX ···	([0000000	00, XXX···	([0000000	0, XXX···	([00000000	, XXX····	([0000000	0, XXX···	χIα
	[1,31:0]	000000	XXX	XXXXX								0000	0000						
	[2,31:0]	XXXXX									XX	XXXXX							



Simulation (3)



											530.000	ns							
Name	Value			460 ns	1	480 ns	1	500 ns	1	520 ns		540 ns		560 ns	1	580 ns	1	600 ns	
⅓ clk	1																		
¹⅓ rst	0																		
▶ 🌃 inst_addr[31:0	000000	00	0000	00034	0000	0038	0000	003c	0000	0040	0000	002c	0000	0030	0000	0034	0000	0038	χ <u>ο.</u>
inst[31:0]	8c8900	01	20a	ffff	2084	0004	0005	182a	1460	fffa	8c89	0000	0109	4020	20a5	ffff	2084	0004	χ <u>ο.</u>
▶ ा pc_src[2:0]	0				0				X	5					0				
୍ଲା imm_ext	1																		
 math display="block" block of the color block" by the color block of the col	0				0				X	3					0				
 math display="b">math display="b">math display="b" math display="b" math	1	0		1	X	1	Χ	0	X	3			X	•	X	1	Χ	1	χo
sec_alu_oper[-	0			0			X	2	X					•					X 2
୍ଲା mem_ren	1																		
🖫 mem_wen	0																		
Wb_addr_src[1	1	0		1	X	1	Х		0				X	0	Х	1	Χ	1	χ ο
🖫 wb_data_src	1																		
୍ଲା wb_wen	1																		
opa[31:0]	000000	00	0000	00003	0000	0054	0000	0000	0000	0044	0000	0058	0000	00ca	0000	0002	0000	0058	\(\bar{0}\)
opb[31:0]	000000	00	ffff	fffff	0000	0004	0000	0002	ffff	ffe8	0000	0000	0000	0079	ffff	ffff	0000	0004	(0 •
▼ 🚮 regfile[1:31,31	[00000	[0	[000000	00, XXX···	([000000	00, XXX···	([000000	oo, xxxxx	XXX, 00000	001, 0000	0058, 0000	0002,	([000000	00, XXX···	([000000	00, XXX···	([0000000	0, xxx···	χĿ
[1,31:0]	000000									00000	000								
[2,31:0]	XXXXX									XXXX	XXX								



Program for verification (1)



00000824 main: and \$1, \$0, \$0 # address of data[0]

34240050 ori \$4, \$1, 80 # address of data[0]

20050004 call: addi \$5, \$0, 4 # counter

0c00000a jal sum # call function

ac820000 return: sw \$2, 0(\$4) # store result

8c890000 lw \$9, 0(\$4) # check sw

ac890004 sw \$9, 4(\$4) # store result again

01244022 sub \$8, \$9, \$4 # sub: \$8 <- \$9 - \$4

08000008 finish: j finish # dead loop

00000000 nop # done

Program for verification (2)



00004020 sum:

add \$8, \$0, \$0

sum function entry

8c890000 loop:

lw \$9, 0(\$4)

load data

01094020

add \$8, \$8, \$9

sum

20a5ffff

addi \$5, \$5, -1

counter - 1

20840004

addi \$4, \$4, 4

address + 4

0005182a

slt \$3, \$0, \$5

finish?

1460fffa

bne \$3, \$0, loop

finish?

01001025

or \$2, \$8, \$0

move result to \$v0

03e00008

jr \$ra

return

0000000

nop

done



Checkpoints



CP 1: Waveform Simulation of Single-cycle CPU

CP 2: FPGA Implementation of Single-cycle CPU with the verification program








- Project Settings
 - Top Module: mips_top

Property Name	Value	
Evaluation Development Board	None Specified	
Product Category	All	
Family	Kintex7	
Device	XC7K325T	
Package	FBG676	
Speed	-2L	













VGA-based debugger

REGS-00 0000	00000 REGS-01	00000000	REGS-02	00000258	REGS-03	gggggggg
REGS-04 0000	888-85 REGS-85	00000000				THE RESIDENCE OF STREET
The particular and the same of	001F8 REGS-09		REGS-06	00000000	REGS-07	00000000
	Mark the second	00000258	REGS-ØA	00000000	REGS-0B	00000000
and the second s		00000000	REGS-ØE	00000000	REGS-OF	00000000
	00000 REGS-11	00000000	REGS-12	00000000	REGS-13	00000000
MACHINE THE PARTY OF THE PARTY	00000 REGS-15	00000000	REGS-16	00000000	REGS-17	00000000
TOTAL CALLS OF THE CASE OF THE	00000 REGS-19	00000000	REGS-1A	00000000	REGS-1B	00000000
REGS-1C 0008	30000 REGS-1D	00000000	REGS-1E	00000000	REGS-1F	00000010
IF-ADDR 0000	00020 IF-INST	8000008	ID-ADDR	00000000	ID-INST	00000000
EX-ADDR 0000	00000 EX-INST	00000000	MM-ADDR	00000000	MM-INST	00000000
RS-ADDR 0000	00000 RS-DATA	00000000	RT-ADDR	00000000	RT-DATA	00000000
IMMEDAT 000	00008 ALU-AIN	00000000	ALU-BIN	00000000	ALU-OUT	00000000
0000	99999 FORWARD	00000000	MEMOPER	00000000	MEMADDR	00000000
MEMDATR BF8	MEMDATW	00000000	WB-ADDR	00000000	WB-DATA	00000000
	FFFFF RESERVE	FFFFFFFF	RESERUE	FFFFFFFF	RESERVE	FFFFFFFF
RESERVE FFFI	FFFFF RESERUE	FFFFFFFF	RESERUE	FFFFFFFF	RESERUE	FFFFFFFF
Management of the last of the	99999 CP9S-91	00000000	CP0S-02	00000258	CP0S-03	00000000
Control of the Contro	88868 CP8S-85	00000000	CP0S-06	00000000	CPOS-07	00000000
	001F8 CP0S-09	00000258	CP0S-0A	00000000	CP0S-0B	00000000
Control for the Control of the Contr	00000 CP0S-0D		CPØS-ØE	00000000	CPØS-ØF	00000000
		00000000	CP0S-12	00000000	CP0S-13	00000000
		A STATE OF THE PARTY OF THE PAR	CPØS-16		CP0S-17	00000000
and the state of t		A CONTRACTOR OF THE PARTY OF TH	CPØS-1A	00000000	CPØS-1B	00000000
	00000 CP0S-19	THE RESERVE AND ADDRESS OF THE PARTY OF THE	CPØS-1E		CPØS-1F	00000010
	00000 CP0S-1D	The state of the s	RESERVE	00000000	RESERUE	00000000
RESERVE 0000	00020 RESERVE		RESERVE		RESERVE	00000000
	00000 RESERVE	00000000	RESERVE	88888888	Santa de la constitución de la c	
and the second s						



FPGA Implementation




Control

■ Enable Single Step: SW[0]

Step: BTNX4Y0

Reset: BTNRST







Thanks!

