

Computer Architecture Experiment

Topic 8. Cache Design

浙江大学计算机学院 陈文智 chenwz@zju.edu.cn

实验操作流程



- 口阅读实验文档,了解Cache的理论内容
- 口设计Cache Management Unit和Cache Line。
- □对Cache单元设计测试激励进行仿真,检验 Cache单元的仿真结果是否符合要求。



实验验收标准



口仿真执行过程中,处理器的行为和内部控制信号均符合要求。

□下载至开发板后的单步执行过程中,寄存 器的变化过程和最终执行结果与测试程序 相吻合。



Outline



- Experiment Purpose
- Experiment Task
- Basic Principle
- Operating Procedures
- Precaution
- Checkpoints



Experiment Purpose



- Understand Cache Line.
- Understand the principle of Cache Management
 Unit (CMU) and State Machine of CMU.
- Master the design methods of CMU.
- Master the design methods of Cache Line.
- master verification methods of Cache Line.



Experiment Task



Design of Cache Line and CMU.

Verify the Cache Line and CMU.

Observe the Waveform of Simulation.



Cache Line



$\overline{}$			
٧	D	tag	Data



Cache Mode



- Direct Map
- Write Back
- Write Allocate

←	Address bits	→
Tag	Index	Block Offset



Address



- Bytes of word = 4, WORD_BYTES_WIDTH = 2
- Words of line = 4, LINE_WORDS_WIDTH = 2
- Tag bits = 22
- Address bits = 32
- LINE_INDEX_WIDTH = ADDR_BITS TAG_BITS LINE_WORDS_WIDTH WORD_BYTES_WIDTH = ?
- Line Number = ?



Cache Line Memory



reg [LINE_NUM-1:0] inner_valid = 0;

reg [LINE_NUM-1:0] inner_dirty = 0;

reg [TAG_BITS-1:0] inner_tag [0:LINE_NUM-1];

reg [WORD_BITS-1:0] inner_data [0:LINE_NUM*LINE_WORDS-1];





Input and output Signals of Cache Line

```
module cache (
         input wire clk, // clock
         input wire rst, // reset
         input wire [ADDR_BITS-1:0] addr, // address
         input wire store, // set valid to 1 and reset dirty to 0
         input wire edit, // set dirty to 1
         input wire invalid, // reset valid to 0
         input wire [WORD_BITS-1:0] din, // data write in
         output wire hit, // hit or not
         output reg [WORD_BITS-1:0] dout, // data read out
         output reg valid, // valid bit
         output reg dirty, // dirty bit
         output reg [TAG_BITS-1:0] tag // tag bits
```



Read and Write Cache



dout <= inner_data[addr[ADDR_BITS-TAG_BITS-1:WORD_BYTES_WIDTH]];</pre>

if (???||???)

inner_data[addr[ADDR_BITS-TAG_BITS-1:WORD_BYTES_WIDTH]] <= din;</pre>



Dirty, Valid, tag of Cache



invalid

inner_valid[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]] <=?
inner_dirty[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]] <=?</pre>

store

inner_valid[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]] <=?
inner_dirty[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]] <=?
inner_tag[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]] <=?</pre>

edit

inner_dirty[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]] <=?
inner_tag[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]] <=?</pre>







valid <= inner_valid[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]]</pre>

dirty <= inner_dirty[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]]</pre>

tag <= inner_tag[addr[ADDR_BITS-TAG_BITS-1:LINE_WORDS_WIDTH+WORD_BYTES_WIDTH]]

hit = ?? & ??



Simulation Example




```
clk=1;
#210 store = 1; din = 32'h11111111; addr = 32'h00000000;
#20 addr = 32'h00000004;
#20 addr = 32'h000000A8;
#20 addr = 32'h0000001C;
#20 store = 0; addr = 32'h000000B4; din = 0;
#100 edit = 1; din = 32'h22222222; addr = 32'h00000008;
#100 edit = 0; din = 0; addr = 0;
```

initial forever #10 clk = ~clk;

Simulation Example








Simulation Example







Simulation



- Write Simulation Code yourself
 - cache initialization
 - □ read
 - miss
 - hit
 - **□** write
 - miss
 - hit



Cache Management Unit




CPU	Memory	
Interface	Interface	
Addr_RW		Mem CS
EN_R		Mem WE
EN_W		Mem Addr
Data_W	CMU	Mem_data_o
Data_R		Mem_data_i
Busy		Mem_ack_i
L		



Cache Operati


- Read (Hit/Miss)
- Write (Hit/Miss)
- Replace (Clean/Dirty)





Cache Management State Machine








State Machine



Next State Logic

State assignment

Output





Next logic (1)



```
S_IDLE: begin
         if (en_r || en_w) begin
                   if (cache hit)
                             next state = ???;
                   else if (cache valid && cache dirty)
                             next state = ???;
                   else
                             next state = ???;
         end
end
S_BACK: begin
         if (mem ack i)
                   next word count = word count + 1'h1;
         else
                   next_word_count = word_count;
         if (mem_ack_i && word_count == {LINE_WORDS_WIDTH{1'b1}})
                   next state = ???;
         else
                   next state = ???;
```

Next logic (2)



```
S BACK WAIT: begin
        next word count = 0;
        next state = ???;
end
S_FILL: begin
        if (mem_ack_i)
                 next_word_count = word_count + 1'h1;
        else
                 next_word_count = word_count;
        if (mem_ack_i && word_count == {LINE_WORDS_WIDTH{1'b1}})
                 next state = ???;
        else
                 next state = ???;
end
S FILL WAIT: begin
        next word count <= 0;</pre>
        next_state <= ???;</pre>
```

Perform State Assignment



```
always @(posedge clk) begin
         if (rst) begin
                   state <= 0;
                   word_count <= 0;</pre>
         end
         else begin
                   state <= next_state;</pre>
                   word_count <= next_word_count;</pre>
         end
end
```



Output (1)



```
case (next_state)
         S IDLE: begin
                   cache_addr = addr_rw;
                   cache_edit = en_w;
                   cache din = data w;
         end
         S_BACK, S_BACK_WAIT: begin
                   cache_addr = {addr_rw[31:LINE_WORDS_WIDTH+2], next_word_count,
2'b00};
         end
         S_FILL, S_FILL_WAIT: begin
                   cache_addr = {addr_rw[31:LINE_WORDS_WIDTH+2], word_count_buf,
2'b00};
                   cache_din = mem_data_syn;
                   cache store = mem ack syn;
         end
endcase
```

Output (2)



```
case (next_state)
         S_IDLE, S_BACK_WAIT, S_FILL_WAIT: begin
                   mem_cs_o <= 0;
                  mem we o \le 0;
                  mem_addr_o <= 0;</pre>
         end
         S_BACK: begin
                   mem cs o \le 1;
                   mem we o \le 1;
                  mem addr o <= {cache tag, addr rw[31-
TAG_BITS:LINE_WORDS_WIDTH+2], next_word_count, 2'b00};
         end
         S_FILL: begin
                   mem cs o \le 1;
                   mem we o \le 0;
                   mem_addr_o <= {addr_rw[31:LINE_WORDS_WIDTH+2],
next word count, 2'b00};
         end
endcase
```

Simulation (1)



```
module inst (
            input wire clk,
            input wire rst,
            input wire [3:0] index, // instruction index
            output wire valid, // stop running if valid is 0
            output wire write, // write enable signal for cache
            output wire [31:0] addr // address for cache
            reg [33:0] data [0:7];
            initial begin // clock cycles are only for reference
                         data[0] = 34'h200000004; // read miss
                                                                        1+17
                         data[1] = 34'h300000018; // write miss
                                                                        1+17
                         data[2] = 34'h200000008; // read hit
                         data[3] = 34'h300000014; // write hit
                         data[4] = 34'h210000004; // read & clean replace 1+17
                         data[5] = 34'h310000018; // write & dirty replace 1+17*2
                         data[6] = 34'h310000008; // write hit
                         data[7] = 34'h0;
                                             // end
                                                            total: 92
            end
            assign
                        valid = data[index][33],
                        write = data[index][32],
                         addr = data[index][31:0];
```



Simulation (2)



```
`timescale 1ns / 1ps
module top (
     input wire clk,
     input wire rst,
     output reg [7:0] clk_count = 0,
     output reg [7:0] inst_count = 0,
     output reg [7:0] hit count = 0
     );
     // instruction
     reg[3:0] index = 0;
     wire valid;
     wire write;
     wire [31:0] addr;
     wire stall;
     inst INST (
          .clk(clk),
          .rst(rst),
          .index(index),
          .valid(valid),
          .write(write),
          .addr(addr)
```

```
always @(posedge clk) begin
    if (rst)
         index <= 0;
    else if (valid && ~stall)
         index <= index + 1'h1:
end
// ram
wire mem cs;
wire mem we;
wire [31:0] mem addr;
wire [31:0] mem din;
wire [31:0] mem dout;
wire mem ack;
data ram #(
    .ADDR WIDTH(5),
    .CLK_DELAY(3)
    ) RAM (
    .clk(clk),
    .rst(rst),
    .addr({26'b0, mem_addr[5:0]}),
     .cs(mem cs),
    .we(mem_we),
     .din(mem din),
     .dout(mem dout),
    .stall(),
     .ack(mem ack)
```

Simulation (3)



```
// cache
cmu CMU (
    .clk(clk),
    .rst(rst),
    .addr_rw(addr),
    .en_r(~write),
    .data_r(),
    .en w(write),
    .data w({16'h5678, clk count, inst count}),
    .stall(stall),
    .mem_cs_o(mem_cs),
    .mem we o(mem we),
    .mem_addr_o(mem_addr),
    .mem_data_i(mem_dout),
    .mem_data_o(mem_din),
    .mem_ack_i(mem_ack)
);
```

```
// counter
reg stall_prev;
always @(posedge clk) begin
    if (rst)
         stall_prev <= 0;
    else
         stall prev <= stall;
end
always @(posedge clk) begin
    if (rst) begin
         clk count <= 0; // 时钟计数
         inst count <= 0; // 指令计数
         hit count <= 0; // 命中计数
    end
    else if (valid) begin
         clk count <= clk count + 1'h1;
         inst_count <= index + 1'h1;</pre>
         if (~stall prev && ~stall)
              hit_count <= hit_count + 1'h1;
    end
end
```

Simulation (4)



```
module sim top;
    // Inputs
    reg clk;
    reg rst;
    // Outputs
    wire [7:0] clk_count;
    wire [7:0] inst count;
    wire [7:0] hit count;
    // Instantiate the Unit Under Test (UUT)
    top uut (
          .clk(clk),
          .rst(rst),
          .clk_count(clk_count),
          .inst_count(inst_count),
          .hit_count(hit_count)
```


```
initial begin
          // Initialize Inputs
          clk = 0;
          rst = 1;
          // Wait 100 ns for global reset to finish
          #95 rst = 0;
          // Add stimulus here
     end
     initial forever #10 clk = ~clk;
endmodule
```



Result (1)




Read miss at 0x00000004



Result (2)




- Write miss at 0x0000018
- Read hit at 0x00000008
- Write hit at 0x00000014



Result (3)




Read & clean replace at 0x10000004



Result (4)



- Write & dirty replace at 0x10000018
- Write hit at 0x10000008



Performance Analysis



Miss Penalty

- When clean, MP = 17
- □ When dirty, MP = 34

Result

- **□** CLK_COUNT = 92
- □ INST_COUNT = 7
- □ HIT_COUNT = 3



Checkpoints



• CP1:

Waveform Simulation of Cache Line.

• CP2:

Waveform Simulation of CMU.





Thanks!

