CSCE 616 Lab 7

Prof: Dr. Michael Quinn

TA: Trisha Ghosh

Ahmet Coskuner [126009366]

Santhosh Srinivasan [633002273]

Driver

We left-shifted a 1 by as many times as pkt.dest_port and assigned that to outport_req and assigned vc_req with pkt.vc. We wait for a change on vc_gnt before continuing to assign tx_sot based on which channels are granted, as well as driving the first pkt.data[0] and resetting request signals to 0. Starting with the second data packet, we reset tx_sot and drive the pkt.data[i] to tx_data. We check if it is in the second to last or last packet to assert release_gnt and tx_eot accordingly. After all packets are sent, we reset tx_eot to 0 and tx_data to X.

Monitor

When a change is seen on vc_gnt, we use a case block to assign dest_port based on the value of outport_req. We wait a clock cycle and then begin a while loop which executes if tx_eot is low. In each iteration, we increase the size of the dynamic array with the pkt_len variable provided and concatenate the new value of tx_data to the old dynamic data array, and then wait a clock cycle. Once tx_eot goes high, the loop ends but we still need to append the last packet so we use the same code one more time.

We tried many things to get the condition right but this was the only thing that seemed to work. We tried SVA-style implications which caused syntax errors. We tried using a counter variable that was incremented if tx_eot was asserted and deasserted in consecutive cycles but that resulted in the last packet being cut off.

```
JVM INFO ../tb/htax tx driver c.sv(57) @ 12530000: uvm test top.tb.tx port[1].tx driver [htax tx driver c] Input Data Packet to DUT
                                     Type
                                    htax packet c
                                                               @6256
  delay
                                     integral
                                                               h11
h1
                                     integral
                                     integral
integral
                                                               'h3
'h4
                                                       2
32
  length
                                     da(integral)
                                     integra
                                                               hec5ad14a77aa6b3e
                                     integral
                                                               'h1798df7add7dde8a
'hc8194eda20a15a07
                                                       64
64
64
32
17
                                     integral
                                     integral
                                                               h6bc701187cb9b52d
  begin_time
 depth
                                     int
                                                               'd2
                                                              simple_random_seq
simple_random_seq
uvm_test_top.tb.tx_port[1].sequencer.simple_random_seq
uvm_test_top.tb.tx_port[1].sequencer
  parent sequence (name)
  parent sequence (full name)
                                     string
                          Type
                                                            @4568
'h1
 tax_tx_mon_packet_c htax_tx_mon_packet_c
                          integral da(integral)
 dest_port
                                                             hec5ad14a77aa6b3e
                          integral
                          integral
                          integral
                                                             hc8194eda20a15a07
UVM_INFO ../tb/htax_tx_driver_c.sv(114) @ 13030000: uvm_test_top.tb.tx_port[1].tx_driver [htax_tx_driver_c] Ended Driving Data Packet to DUT
```

