

CSCE 616 Lab 10

Prof: Dr. Michael Quinn

TA: Trisha Ghosh

Ahmet Coskuner [126009366]

Santhosh Srinivasan [633002273]

In order to find the bug, we utilized the hints provided by the instructors, namely constraining the length to less than 10 and the delay to less than 5 in our own new test file that we called Simple Port-Port test. We were also given a hint to create packets for each port in order to run the regressions in parallel. We increased the number of repetitions first 10, then 100, then 1000, then finally back down to 750. We also changed the number of regressions (test count in run_vm.vsim) to 250 to increase our chances of finding a failing test case or coverage hole. Another thing we experimented was the seed numbers, for which we used 616 and 11292022. As seen in Figure 6, the tests failed towards the end of the 260 tests. We spent most of our time trying to get full functional coverage.

Figure 1. Test cases and Assertions for TX and RX Interface all 100% passing

Name	Overall Average Grade	Overall Covered	Assertion Status Grade
CSCE 616 Project Fall2022	48.14%	4067 / 4108 (99%)	88.31%
7 HTAX_v014	48.14%	4067 / 4108 (99%)	88.31%
1.1 System Interface	0%	0 / 2 (0%)	0%
1.2 TX Interface	100%	316 / 316 (100%)	100%
1.2.1 Testcases to verify TX interface	100%	260 / 260 (100%)	n/a
1.2.1.1 Random test	100%	5 / 5 (100%)	n/a
1.2.1.2 Multiport Sequential Random test	100%	5 / 5 (100%)	n/a
1.2.1.3 Simple Port-Port test	100%	250 / 250 (100%)	n/a
1.2.2 Assertions_slash_Checkers for TX interface	100%	56 / 56 (100%)	100%
1.2.2.1 tx_output_req is one-hot	100%	4 / 4 (100%)	100%
1.2.2.2 tx_output and vc req assert	100%	4 / 4 (100%)	100%
1.2.2.3 tx_output and vc req deassert	100%	4 / 4 (100%)	100%
1.2.2.4 tx_vc_req and output req assert	100%	4 / 4 (100%)	100%
1.2.2.5 tx_vc_req and output req deassert	100%	4 / 4 (100%)	100%
1.2.2.6 tx_vc_gnt subset of tx_vc_req	100%	4 / 4 (100%)	100%
1.2.2.7 tx_sot with tx_vc_gnt (1)	100%	4 / 4 (100%)	100%
1.2.2.8 tx_sot with tx_vc_gnt (0)	100%	4 / 4 (100%)	100%
1.2.2.9 tx_eot with tx_vc_gnt	100%	4 / 4 (100%)	100%
1.2.2.10 tx_eot single cycle	100%	4 / 4 (100%)	100%
1.2.2.11 tx_release_gnt before tx_eot	100%	4 / 4 (100%)	100%
1.2.2.12 no next tx_sot without current tx_eot	100%	4 / 4 (100%)	100%
1.2.2.13 valid packet transfer	100%	4 / 4 (100%)	100%
1.2.2.14 tx_sot is one-hot	100%	4 / 4 (100%)	100%
1.3 RX Interface	100%	272 / 272 (100%)	100%
1.3.1 Testcases to verify RX interface	100%	260 / 260 (100%)	n/a
1.3.1.1 Random test	100%	5 / 5 (100%)	n/a
1.3.1.2 Multiport Sequential Random test	100%	5 / 5 (100%)	n/a
1.3.1.3 Simple Port-Port test	100%	250 / 250 (100%)	n/a
1.3.2 Assertions_slash_Checkers for RX interface	100%	12 / 12 (100%)	100%
1.3.2.1 rx_sot is one-hot	100%	4 / 4 (100%)	100%
1.3.2.2 rx_eot timeout	100%	4 / 4 (100%)	100%
1.3.2.3 rx_eot single cycle	100%	4 / 4 (100%)	100%
1.4 Burst Mode	0%	0 / 2 (0%)	0%
1.5 HTOC Protocol	0%	0 / 2 (0%)	0%
1.6 Functional Coverage	40%	162 / 165 (98.18%)	0%

Figure 2. Functional and Code Coverage 100% closure




Figure 3. Regression tab with 260 test passing for debugged regression




Figure 4. Waveform of Debugged simulation

```

1  // htax_output_data_mux.v
2  // 4-to-1 multiplexer
3  //
4  // Author: [Name]
5  // Date: [Date]
6  //
7  // This module implements a 4-to-1 multiplexer. It takes four data inputs (data_in,
8  // eot_in, sot_in, data_out) and selects one of them based on the selected_sot
9  // signal. The selected output is connected to eot_out and sot_out.
10 //
11 // The module is implemented using a case statement.
12 //
13 // The module is implemented using a case statement.
14 //
15 // The module is implemented using a case statement.
16 //
17 // The module is implemented using a case statement.
18 //
19 // The module is implemented using a case statement.
20 //
21 // The module is implemented using a case statement.
22 //
23 // The module is implemented using a case statement.
24 //
25 // The module is implemented using a case statement.
26 //
27 // The module is implemented using a case statement.
28 //
29 // The module is implemented using a case statement.
30 //
31 // The module is implemented using a case statement.
32 //
33 // The module is implemented using a case statement.
34 //
35 // The module is implemented using a case statement.
36 //
37 // The module is implemented using a case statement.
38 //
39 // The module is implemented using a case statement.
40 //
41 // The module is implemented using a case statement.
42 //
43 // The module is implemented using a case statement.
44 //
45 // The module is implemented using a case statement.
46 //
47 // The module is implemented using a case statement.
48 //
49 // The module is implemented using a case statement.
50 //
51 // The module is implemented using a case statement.
52 //
53 // The module is implemented using a case statement.
54 //
55 // The module is implemented using a case statement.
56 //
57 // The module is implemented using a case statement.
58 //
59 // The module is implemented using a case statement.
60 //
61 // The module is implemented using a case statement.
62 //
63 // The module is implemented using a case statement.
64 //
65 // The module is implemented using a case statement.
66 //
67 // The module is implemented using a case statement.
68 //
69 // The module is implemented using a case statement.
70 //
71 // The module is implemented using a case statement.
72 //
73 // The module is implemented using a case statement.
74 //
75 // The module is implemented using a case statement.
76 //
77 // The module is implemented using a case statement.
78 //
79 // The module is implemented using a case statement.
80 //
81 // The module is implemented using a case statement.
82 //
83 // The module is implemented using a case statement.
84 //
85 // The module is implemented using a case statement.
86 //
87 // The module is implemented using a case statement.
88 //
89 // The module is implemented using a case statement.
90 //
91 // The module is implemented using a case statement.
92 //
93 // The module is implemented using a case statement.
94 //
95 // The module is implemented using a case statement.
96 //
97 // The module is implemented using a case statement.
98 //
99 // The module is implemented using a case statement.
100 //

```

Figure 6. Regression failing with buggy DUT

