## CSCE 616 Lab 10

Prof: Dr. Michael Quinn

TA: Trisha Ghosh

## Ahmet Coskuner [126009366]

## Santhosh Srinivasan [633002273]

In order to find the bug, we utilized the hints provided by the instructors, namely constraining the length to less than 10 and the delay to less than 5 in our own new test file that we called Simple Port-Port test. We were also given a hint to create packets for each port in order to run the regressions in parallel. We increased the number of repetitions first 10, then 100, then 1000, then finally back down to 750. We also changed the number of regressions (test count in run\_vm.vsif) to 250 to increase our chances of finding a failing test case or coverage hole. Another thing we experimented was the seed numbers, for which we used 616 and 11292022. As seen in Figure 6, the tests failed towards the end of the 260 tests. We spent most of our time trying to get full functional coverage.

🌅 vManager | hera3.ece.tamu.edu:8081 | 64b | acoskuner500 [Analysis Center] ② ■ All\_Vplan - @, - ⊕ ⊕ Ø - № 2 \$ № № ≡ Analyze 46 - 46 6 Freeze Exclude Exclude Exclude C Comment Un All At Once Refine each Read \* 3 **☆** ◆ ≈ 🖾 Analysis 🔞 🖫 vPlan Hi vPlan Hierarch Overall Average Grade Overall Covered Assertion Status Grade ■ List Tabs All Runs 11 O × 4067 / 4108 (99%) 88.31% ■ CSCE 616 Project Fall2022 48.14% Spec Ann » All Runs 12 htax\_regress.acoskuner... ① × ■ Details > □ 1.1 System Interface 0 / 2 (0%) 0% All Runs 13 htax\_regress.acoskuner... ① × 100% 316 / 316 (100%) 100% A D 1.2 TX Interface

→ □ 1.2.1 Testcases to verify TX interface

→ □ 1.2.1.2 Multiport Sequential Random test

→ □ 1.2.1.2 Simple Port-Port test

→ □ 1.2.1.2 Simple Port-Port test

→ □ 1.2.1.2 Assertions\_slash\_Checkers for TX interface » All Runs 14 htax\_regress.acoskuner... ① × 5 / 5 (100%) 100% 5 / 5 (100%) » Failed Runs 15 htax regress.acoskuner... ① × 250 / 250 (100%) » All Runs 16 htax regress.acoskuner... ① × 56 / 56 (100%) > = 1.2.2.1 tx outport reg is one-hot 4 / 4 (100%) → □ 1.2.2.2 tx outport and vc req assert
→ □ 1.2.2.3 tx outport and vc req deassert All Runs 17
htax\_regress.acoskuner... ① × » All Runs 18 htax\_regress.acoskuner... ① × 100% 100% > = 1.2.2.4 tx vc reg and outport reg assert 4 / 4 (100%) > ■ 1.2.2.5 tx vc req and outport req deassert > ■ 1.2.2.6 tx\_vc\_gnt subset of tx\_vc\_req > = 1.2.2.7 tx sot with tx vc gnt (1) 100% 4 / 4 (100%) ∀ Tests > = 1.2.2.8 tx\_sot with tx\_vc\_gnt (0) > = 1.2.2.9 tx\_eot with tx\_vc\_gnt @ Runs Analysis vPlan (ProjectVerificati... × > ■ 1.2.2.10 tx\_eot single cycle 4 / 4 (100%) > □ 1.2.2.11 tx\_release\_gnt before tx\_eot
> □ 1.2.2.12 no next tx\_sot without current tx\_eot 100% 4 / 4 (100%) > 

1.2.2.13 valid packet transfer 4 / 4 (100%) > = 1.2.2.14 tx sot is one-hot 4/4(100% ▲ □ 1.3.1 Testcases to verify RX interface 260 / 260 (100%) > = 1.3.1.1 Random test 100% 5 / 5 (100% 5 / 5 (100%) 250 / 250 (100%) > □ 1.3.1.2 Multiport Sequential Random test > 

■ 1.3.1.3 Simple Port-Port test △ □ 1.3.2 Assertions slash Checkers for RX interface 12 / 12 (100%) > ■ 1.3.2.1 rx\_sot is one-hot > ■ 1.3.2.2 rx\_eot timeout 100% > ■ 1.3.2.3 rx\_eot single cycle 100% 4 / 4 (100%) → □ 1.4 Burst Mode → □ 1.5 HTOC Protocol 0 / 2 (0%) ■ 1.6 Functional Coverage 162 / 165 (98.18%) 👭 😔 🚱 😊 😯 📮 📮 💢 💢 へ ↓ 令 Φ) 🖆

Figure 1. Test cases and Assertions for TX and RX Interface all 100% passing

Figure 2. Functional and Code Coverage 100% closure




Figure 3. Regression tab with 260 test passing for debugged regression




Figure 4. Waveform of Debugged simulation




Figure 5. Code with DUT bug commented out




Figure 6. Regression failing with buggy DUT

