Laboratory Exercise #3

Team 6

Ahmet Coskuner UIN: 126009366

Aswin Kumar Sakthivel UIN: 233005751

Santhosh Srinivasan UIN: 633002273

1 Observation and Conclusions

First we included the uvm macros header file named "uvm_marcos.svh". Secondly, the CPU transaction class was extended from a uvm class - "uvm_sequence_item". We added the UVM Macros for built-in automation and set UVM_ALL_ON for the class properties. The constraints were not edited.

We created 3 handles of the CPU transaction class type: trans1, trans2, and trans3. We created Objects for the 3 class handles and we randomized them. The default view of trans1 was printed using print(). Trans2 was printed in a tree view using trans2.print(uvm_default_tree_printer) method. trans1 and trans3 were compared using the .compare() method and relevant error messages were added if the comparison was unsuccessful.

Since we observed a miscomparsion in the contents, we changed the built-in automation method for the macro to UVM_NOCOMPARE instead of UVM_ALL_ON for address and data and observed a successful comparison between trans1 and trans3.

2 Images

```
♠ 4. hera.ece.tamu.edu

                                        0
       (Specify +UVM_NO_RELNOTES to turn off this notice)
UVM_INFO ../uvm/top.sv(133) @ 0: reporter [TOP] Starting UVM test
new object of class cpu_transaction_c is created
UVM_INFO ../uvm/top.sv(135) @ 0: reporter [in top.sv] trans1 object created successfully
                        Type
                                             Size Value
 ------
                        cpu_transaction_c -
                                                    @2588
uvm_sequence_item
  data
                        integral
                                                     h19935553
  address
                                                    'h38fc885d
                        integral
   request_type
                        request_t
                                                    WRITE_REQ
  access_cache_type access_cache_t
                                                    ICACHE ACC
new object of class cpu_transaction_c is created
UVM_INFO ../uvm/top.sv(142) @ 0: reporter [in top.sv] trans2 object created successfully
uvm_sequence_item: (cpu_transaction_c@2633) {
    data: 'hf25e084a
    address: 'h16595f66
    request_type: WRITE_REQ
    access_cache_type: ICACHE_ACC
}
../uvm/top.sv:161
xcelium> exit
 coverage setup:
   workdir
                ./cov_work
   dutinst
                top(top)
   scope
                scope
   testname :
                test
coverage files:
```

Figure 1: This illustrates the table view and the tree view of trans1 and trans2 objects respectively. We observe a mismatch between trans1 and trans3

```
See http://www.eda.org/svdb/view.php?id=3313 for more details.

See http://www.eda.org/svdb/view.php?id=3778 for more details.

You are using a version of the UVM library that has been compiled with 'UVM ObJECT MUST HAVE CONSTRUCTOR underlined.

See http://www.eda.org/svdb/view.php?id=3778 for more details.

(Specify -UVM_NO_RELNOTES to turn off this notice)

SUUM_INFO ../uvm/top.sv(133) @ 0: reporter [TOP] Starting UVM test
Sanew object of class cpu_transaction_c is created

SUUM_INFO ../uvm/top.sv(133) @ 0: reporter [In top.sv] trans1 object created successfully

See http://www.eda.org/svdb/view.php?id=378 for more details.

See http://www.eda.org/svdb/view.php?id=378 for more details.

See http://www.eda.org/svdb/view.php?id=378 for more details.

See http://www.eda.org/svdb/view.php?id=3778 for more details.

See h
```

Figure 2: Output captured on xrun.log file

```
≡ cpu_transaction_c.sv X
uvm > ≡ cpu_transaction_c.sv
          rand request t
                                           request type;
          rand bit [DATA WID LV1-1:0]
                                           data;
          rand bit [ADDR_WID_LV1-1 : 0]
                                           address;
                                           access_cache_type;
          rand access cache t
      //Lab3: TO DO: Add UVM macros for built in automation
       `uvm object utils begin(cpu transaction c)
       `uvm field int(data,UVM NOCOMPARE)
      //`uvm_field_int(data,UVM_ALL_ON)
       `uvm field int(address,UVM NOCOMPARE)
      //`uvm_field_int(address,UVM_ALL_ON)
       `uvm field enum(request t,request type,UVM ALL ON)
       `uvm field enum(access cache t,access cache type,UVM ALL ON)
       `uvm object utils end
 42
      //Constraints on class properties which will be randomized
       //Constraint 1: Set default access to I-cache.
           constraint ct cache type {
               soft access cache type == ICACHE ACC;
```

Figure 3: Changes made in the "cpu_transaction_c.sv" to achieve a match between trans1 and trans3 objects

```
4. hera.ece.tamu.edu
                                            Ф
  See <a href="http://www.eda.org/svdb/view.php?id=3770">http://www.eda.org/svdb/view.php?id=3770</a> for more details.
       (Specify +UVM NO RELNOTES to turn off this notice)
UVM INFO ../uvm/top.sv(133) @ 0: reporter [TOP] Starting UVM test
new object of class cpu_transaction_c is created
UVM_INFO ../uvm/top.sv(135) @ 0: reporter [in top.sv] trans1 object created successfully
                                                Size Value
Name
                         Type
uvm_sequence_item
                      cpu_transaction_c -
                                                       @2588
  data
                          integral
                                                32
                                                        h19935553
                                                        'h38fc885d
  address
                         integral
  request type
                        request t
                                                        WRITE REQ
  access_cache_type access_cache_t
                                                        ICACHE_ACC
new object of class cpu transaction c is created
UVM_INFO ../uvm/top.sv(142) @ 0: reporter [in top.sv] trans2 object created successfully uvm_sequence_item: (cpu_transaction_c@2633) {
  data: 'hf25e084a
  address: 'h16595f66
  request type: WRITE REQ
  access_cache_type: ICACHE_ACC
new object of class cpu_transaction_c is created
UVM_INFO ../uvm/top.sv(149) @ 0: reporter [in top.sv] trans3 object created successfully UVM_INFO ../uvm/top.sv(156) @ 0: reporter [in top.sv] trans3 and trans1 match
UVM_INFO .../uvm/top.sv(160) @ 0: reporter [TOP] DONE Simulation complete via $finish(1) at time 0 FS + 0 .../uvm/top.sv:161 $finish();
xcelium> exit
coverage setup:
  workdir :
                 ./cov work
                 top(top)
  dutinst
   scope
                 scope
   testname :
coverage files:
  model(design data) :
                             ./cov work/scope/icc 07e19792 6be4a234.ucm (reused)
                             ./cov work/scope/test/icc 07e19792 6be4a234.ucd
                   22.03-s004: Exiting on Mar 21, 2023 at 16:43:59 CDT (total: 00:00:02)
```

Figure 4: This illustrates the table view and the tree view of trans1 and trans2 objects respectively. We observe a match between trans1 and trans3

```
63
                xrun.log
                                                                      IMPORTANT RELEASE NOTES
40
              *****
41
             You are using a version of the UVM library that has been compiled with `UVM_NO_DEPRECATED undefined.
See http://www.eda.org/svdb/view.php?id=3313 for more details.
 42
 43
             You are using a version of the UVM library that has been compiled with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined. See http://www.eda.org/svdb/view.php?id=3770 for more details.
 46
 47
 48
 50
                           (Specify +UVM_NO_RELNOTES to turn off this notice)
 51
 52 UVM_INFO .../uvm/top.sv(133) @ 0: reporter [TOP] Starting UVM test
53 new object of class cpu_transaction_c is created
54 UVM_INFO ../uvm/top.sv(135) @ 0: reporter [in top.sv] trans1 object created successfully
 56 Name
                                                                         Туре
                                                                                                                                    Size Value
 57 ----
                                                                                                                   _____
                                                                                                                                                       @2588
'h19935553
 58 uvm_sequence_item
                                                                   cpu_transaction_c
          data
                                                                                                                                    32
                                                                          integral
                                                                                                                                                        'h38fc885d
 60
             address
                                                                         integral
                                                                                                                                    32
                                                                                                                                                       WRITE_REQ
ICACHE_ACC
 61
             request_type
                                                                         request_t
           access_cache_type access_cache_t
 62
 63
64 new object of class cpu_transaction_c is created
65 UVM_INFO ../uvm/top.sv(142) @ 0: reporter [in top.sv] trans2 object created successfully
66 uvm_sequence_item: (cpu_transaction_c@2633) {
67    data: 'hf25e084a
68    address: 'h16595f66
69    request_type: WRITE_REQ
70    recess_ache_type: Transaction_c@2633
             access_cache_type: ICACHE_ACC
 70
 71 }
 72 new object of class cpu_transaction_c is created
72 | LVM_INFO ../uvm/top.sv(149) @ 0: reporter [in top.sv] trans3 object created successfully | Tans3 | LVM_INFO ../uvm/top.sv(156) @ 0: reporter [in top.sv] trans3 | LVM_INFO ../uvm/top.sv(160) @ 0: reporter [TOP] | LVM_INFO ../uvm/top.sv(160) @ 0: reporter [TOP] | LVM_INFO ../uvm/top.sv(160) @ 0: reporter | LVM_INFO ../uvm/top
 77 ../uvm/top.sv:161
                                                                                        $finish();
 78 xcelium> exit
 79
80 coverage setup:
81 workdir : ..
                                                   ./cov_work
              dutinst
                                                   top(top)
 83
              scope
                                                   scope
             testname :
 84
                                                  test
 85
 86 coverage files:
 model(design data): ./cov_work/scope/icc_07e19792_6be4a234.ucm (reused)
88 data : ./cov_work/scope/test/icc_07e19792_6be4a234.ucd
89 TOOL: xrun 22.03-s004: Exiting on Mar 21, 2023 at 17:08:23 CDT (total: 00:00:02)
```

Figure 5: Output captured on xrun.log file