

OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Decimal	Hexa- decim- al	ASCII Char- acter	Decimal	Hexa- decim- al	ASCII Char- acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	@
	sub.f	sub.f	00 0001	1	1	SOH	65	41	A
j	srl	mul.f	00 0010	2	2	STX	66	42	B
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqr.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
kgtz	sra	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
slli	movz		00 1010	10	a	LF	74	4a	J
slliu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
(2)	mthi		01 0000	16	10	DLE	80	50	P
	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo	movr.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	`
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lwr	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(104	68	h
sh			10 1001	41	29)	105	69	i
swl	sll		10 1010	42	2a	*	106	6a	j
sw	slltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
swr			10 1110	46	2e	.	110	6e	n
cache			10 1111	47	2f	/	111	6f	o
ll	tge	c.f.f	11 0000	48	30	0	112	70	p
lwc1	tgeu	c.ur.f	11 0001	49	31	1	113	71	q
lwc2	tlit	c.ee.f	11 0010	50	32	2	114	72	r
pref	tlit	c.uee.f	11 0011	51	33	3	115	73	s
	teq	c.eit.f	11 0100	52	34	4	116	74	t
lcc1		c.ult.f	11 0101	53	35	5	117	75	u
lcc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
sc		c.sif	11 1000	56	38	8	120	78	x
swc1		c.ngle.f	11 1001	57	39	9	121	79	y
swc2		c.see.f	11 1010	58	3a	:	122	7a	z
		c.ngl.f	11 1011	59	3b	;	123	7b	{
		c.l.f	11 1100	60	3c	<	124	7c	
sdc1		c.rge.f	11 1101	61	3d	=	125	7d	}
sdc2		c.le.f	11 1110	62	3e	>	126	7e	~
		c.rgt.f	11 1111	63	3f	?	127	7f	DEL


- (1) opcode(31:26) == 0
 (2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21) == 16_{ten} (10_{hex}) f = s (single);
 if fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)

IEEE 754 FLOATING-POINT STANDARD

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,
 Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:




IEEE 754 Symbols


Exponent	Fraction	Object
0	0	± 0
0	$\neq 0$	$\pm \text{Denorm}$
1 to MAX - 1	anything	$\pm \text{Fl. Pt. Num.}$
MAX	0	$\pm \infty$
MAX	$\neq 0$	NaN

S.P. MAX = 255, D.P. MAX = 2047

MEMORY ALLOCATION



STACK FRAME




DATA ALIGNMENT

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 ³ , 2 ¹⁰	Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10 ⁻³	milli-	10 ⁻¹⁵	femto-
10 ⁶ , 2 ²⁰	Mega-	10 ¹⁸ , 2 ⁶⁰	Exa-	10 ⁻⁶	micro-	10 ⁻¹⁸	atto-
10 ⁹ , 2 ³⁰	Giga-	10 ²¹ , 2 ⁷⁰	Zetta-	10 ⁻⁹	nano-	10 ⁻²¹	zepto-
10 ¹² , 2 ⁴⁰	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10 ⁻¹²	pico-	10 ⁻²⁴	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

0 | 0000011 0011000010000000000000

non pipelined arch running at 2.5 GHz
 that takes 5 cycles to finish an instruction,
 you want 5 pipelined stages. Now running
 at 2 GHz

- memory 30% of instructions. Stall of 50 cycles happens 2%
- branch 20% of instructions. Stall of 2 cycles, happens 20%

What is speedup?

$$\text{Speedup} = \frac{5}{2.5}$$

$$1 + \frac{.3 \times .02 \times 50 + .2 \times 2 \times 2}{2}$$

$$\text{Speedup} = \frac{5}{1 + .3 + .08} \times \frac{2}{2.5}$$

$$= \frac{4}{1.38}$$

RAW - read after write
 when a read instruction occurs before a previous write instruction has finished.

WAR - write after read
 when a write instruction occurs before a previous read instruction has finished.

WAW - write after write
 when a write instruction occurs before a previous write instruction has finished.

$$E_{\text{at loads}} = MR_{\text{buffer}}(T_{C1} + MR_{C1}(T_{C2} + MR_{C2}(1 + \dots + T_{\text{arm}})))$$

$$= .2(1 + \frac{1}{60}(12 + .3(1 + .2(50)))$$

$$= .3ns$$

- ld.b R2, 0(R3) 1
- add R3, R3, 4 2 War with 1
- mul R2, R2, R2 3 Raw with 1
- st.b R2, 0(R3) 4 Raw with 2, 3
- sub R2, R3, R4 5 Raw with 2, war 4
- bnez R2, square 6 Raw with 5

3.75 x 29.625 in Floating Point

$$3.75 = 11.11 = 1.111 \times 2^1$$

$$29.625 = 11101.101 = 1.1101101 \times 2^4$$

multiply

```

1.1101101
0.11101101
0.011101101
0.0011101101
-----
11.0111100011
  
```

$$1.1011100011 \times 2^1$$

$$4 + 1 + 1 = 6 \quad 6 = E - 127 \quad E = 133$$

$$0 \quad 10000101 \quad 1011 \quad 1100 \quad 0110 \quad 0000 \quad 0000 \quad 000$$

2-8 conditional sum

$$7 = 0111 \quad -8 = 1000$$

```

  0 1 1 1
+ 1 0 0 0
-----
(10,01) (10,01) (10,01) (10,01)
  \ / \ / \ / \ /
(100,011) (100,011)
  \ / \ /
(10000,01111)
  
```

Since addition, no carry in so solution is

$$01111$$

or -1

-3 x -6 by booth's

$$X = -3 = 1101 \quad Y = -6 = 1010$$

$$-Y = 6 = 0110$$

U	V	X	X-1
0000	0000	1101	0
0110	0000	1101	0
0011	0000	1110	1
1101	0000	1110	1
1110	1000	0111	0
0100	1000	0111	0
0010	0100	1011	1
0001	0010	1101	1

$$00010010 = 18$$

what is the effective access time for ldr instructions?

1.5 GHz no pipeline, instruction buffers that negate instruction load penalties 80% of the time.

32kb L1 cache, 1ns access, 4way associative, write through, 2% miss rate for data and 1/60 for instructions.

1mb L2 cache, 12ns access, 4way associative, write back, write-allocate, 30% miss rate, 20% dirty.

16b raw, 50ns access

Branch delay slot!

No, a branch delay slot is only useful to reduce the penalty of address jumps in a pipelined machine. In a pipelined machine, when the branch occurs, two or three instructions following the branch are typically already loaded. These instructions must be flushed, reducing the efficiency of the pipeline. The branch delay reduces the penalty by one.

CPI Penalty

$$\text{Penalty}_{\text{cpi}} = E_{\text{at loads}} \times \text{CK}$$

$$= .3ns \times 1.56 \text{ GHz}$$

$$= .46 \text{ cycles}$$

Recommended changing to make faster.

Two thirds of the penalty is due to the access time of level one cache. I would look at trying to reduce or negate this first.

1. add \$t0, \$s6, \$s0
 2. add \$t1, \$t2, \$s1
 3. lw \$t0, 0(\$t0)
 4. addi \$t2, \$t0, 4
 5. lw \$t0, 0(\$t2)
 6. add \$t0, \$t0, \$s0
 7. sw \$t2, 0(\$t1)

temp0 = A + f
 temp1 = B + g
 f = ACF
 temp2 = temp0 + 1
 temp0 = temp2
 temp0 = temp0 + f
 temp2 = temp1

f, g, h, i, j \$s0 to \$s4
 A = \$s6
 B = \$s7
 f = ACF
 T0 = f + ACF
 BCB = ACF

\$s6 = 16
 \$t0 = 24
 f = 8

- a) Block offset size = 2^{15} , 32k 2^{34} ram tag 25 bits
- b) $2^{40} - 2^{15} = 2^{25}$ 2^{25} pages x 64 words $= 2^{25} \times 2^6 = 2^{31}$ words
- c) yes, because pages aren't written back to disk right away.
 yes, need valid to determine if entry in page is valid
- d) cache registers should contain actual addresses so no translation is necessary to convert from virtual to physical. cache should map to physical memory
- e) setup a TLB, translation lookaside buffer so that you will have part of the page table locally, and wouldn't need to go to memory to get page table info.