
Chapter 5.10 a) Address stream = 12 bits Initial state and final state of the TLB and page tab TLB: Valie Tag Physical Pege Number 1 13 Page table: Hit/Miss/Page Fault Valid Valid Physical page MISS Page Fault Disk Disk 1 B) Address stream & Binary address: bits 15-12vittud pag. 11-0 page offset Initial state and final state at the TLB and page table TLB Hit/miss/Pagelfa Phys Page of Yalid Valid Page tailt Valid Physical page 2 LEC Tag 7 8F4 MISS A CO Miss B SAG Page Fault Wit PISK 9 4DE A 10D DISK 0 13 D60



from chapt 5.10 Address stream = 12 b. ts 0,7,3,3,1,1,2=0,111,011,011,001,001,010 2 way sol associative: Tag: VPN>>1bit TLB Tag Physical Page North 0 step 2 Pirect-uspped Tag: VPUSS 26AS The TLB is important to avoiding paying high sixcess times to memory in order to Iranslate virtual address to physical addresses and without TLB people table would have to be retended pon every access using a right addresses, causing a significant slowdown (B) Binary Address (bots 15-12 virted page, 11-0 page affect 2 4EC, Page Fault, dix = physical page D, (TLB seto, slot 1) 7 8F4, Miss in TLB (TLB set 0, slot 1) A ACO, MISS IN TLB, (TLB set 0, slot 6) B JAG, HISS IN TLB, (TLB set 1, sloto) 9 ADE, page fault, disk = physical page E(TLB, set 1, stot) 10D hit in TLB BD60 hit in TLB 2-way set associative TLB(bits 15-12 virtual pages bits 15-13 to Valid Tegltine Physical Page Non bo

5.10 , chop Binary address: (bits 15-12 virtual page, 11-0 page offset)

2 AEC Page Fault, disk= physical page D, (TLB slot2)

7 8F4 hit in TLB 4 ACO, MISSIN TLB(TLB Slot 0) B SAG, MISS IN TLB (TLB slot3) 9 4DE, page Fault, disk > physical page F(>TLB slot 1) a 10D, hit in TLB B DGO, hot IN TLB Direct-mapped TLB (bits 15-12 virtual page = bits -13-12) I Value Tag Physical Page Whip the TLB is importent to avoiding parying high access
fines to memory inorder to translate virtual address to physical addresses and without TLB page table wall have to be referenced upon every access using virtual addresses, cousing a significend slowdown

- at Charpter 5.10
- For single application: JMx4brtes = 22 brites
- Fiven The page size = 164B

 = 2¹⁴ page size

 page table entry size = 8 bytes

 = 2³ bytes

 + herefore 64-14 = 50 bits

 = 20⁵⁰ page table entries with 8 bytes

 per entry yields total of 2⁵³ bytes for each page table

 Therefore for five applications: 5×2⁵³ bytes

(5) of Gapler 5.10 @ Given , The page size = 4KB =12 offset hits, 20 page number bits assautries(8 bits) for tirst level = 12 bits = 4096 entries per second level. Minimum: 128 tivst level arties used per application 128 entries × 4096 entries per second level= 524 = 219 entries 524 K X A bytes/entry = 2HB (221) second levelpage to his per 2pplical
128 entries × 6 bytes/entry = 768 bytes-first levelpage-to his per upplication Therefore total fire application = 10 MB Maximory: 256 first level arties used per application 256 actives ×40 entries per second level = 14 (220) entries

J M × 4 bytes kntvy = 4 PM B (222) second level page table per application

256 entries × 6byte/entry = 1536 byte) first level page table per applicate Therefore 20.98 HB for total five applications (D) Virtual address size of 64bits 64-14 = 40 bits 256 (28) entries in main table 8 bytes, per page table entry 2 KB for many page table

40-8=32 bits or 2 page table entwies for 2 land table

with 8 bytes per entry.

VIII. Total of 2" byte 1.e Vields total et 235 bytes for each page table Therefore for 5 applications = 5x(2kB & 235 bytes)