5.17 STEP 1. Benchmerk = Private unes Rate x Memory hit lakency + + (1- Private unes rate) x private cache hit latency $= 0.003 \times 120 + (1-0.003) \times 6$ =0,36+0,997 x6 - 0,36 +5.982 = 6.342Benchmark B = Private miss rate x Memory hillatency + (1-Private miss rate) x private cache hid latency. $= 0.0006 \times 120 + (10006) \times 6$ = 0,072+0,9994+6 = 6,0684 A = shared miss rate x Hernory hit latency + (1- Showed miss rate) x step 3 Bouchwark × private cache but latency $=0.0012\times120+(1-0.0012)\times12$ = 0.144+0,9988×12 = 12,1296 B= showed miss rate × Memory hit latency + (1-showed miss Rate) x step 4 Barchmark x private cache wit leterroy.

```
step 5
 b): Private
Benchmark A = Private missrate x Manary holdelency + (1-Private miss Ret)
             × private coefe but latency.
             =0.003 x 120+(1-0.003)x6
            = 0.36 + 0.997 \times 6
             = 0,36+5.982
              = 6.342
 step 6
Benchmark B=Private miss ratex Hemory W lakency + (1-Privatemiss Rate)

x private cache but latency.
           = 0.0006x 120 + (1-0,0006) x6
          = 0,072 + 0,9994 x6
          = 6,0684
step 7 showed:
Barchmark A= shared miss rate x Hemory hit later cy+(1-Shard miss Rate)
           x private cache hit laterray
            =0,0012+120+(1-0,0012)+12
            =0,144+0,9989 x12
            = 12,1296
step 8
 Benchmark B= Sharped miss rate + memory hit latency + (1-showed Higs lete)
            x private cache hit lelenoy.
             =0,0012×120+(1-90012)×20
              = 0,144+0,9988720
              = 20,12
```

Step 1

a) Whey shared L2 latency

prefer private L2 doubles, both beachnows (b) shared asche ledency doubling: Bouchmark a/b: shared mys rate * memory hid lalency & U-shaved miss rate) *2 * shared carete had laterray. Barchmarks A showed: 0,0012*120+99983*220-40.096
Berchmarks B showed: 0,003*120+0,9997*2*20=40,024 Offchip memory latency doubling: Benchmark of private miss rate 2 themany hit latency (1-private miss vote) * private cache hit latency

Barchmark of showed missrate 2* menory hit latency 4(1showed missrate 2* menory hit latency 4(1showed miss rate) * showed cache hit latency showal LZetypically good for multithreaded benchmants when significant amount of shoved data good for applications need more than private cache capacity

ean fit also good for isolating negative interfaces
between mills programmed work loads

Consider the given memory hierarchy, then divide 3 kinds of optimizations can improve the number of concurrent misses. There are:

1) Processor: It is hample to multiple havelname

1) Processor: It is hample to multiple howelwave threads, lawger lead/store queve and out of order execution

2) Caches
H 13 more miss status handling vegisters.

3) Memory: Its support multiple outstanding mamory requests by using memory controller.