- von neumaan machine data and - the location counter is initialized LC-3 Using the . DRIG directive, as long instructions reside in memory nemory location 2 as its not the PC - Fra specifies items including opendes Mar width = 16 bits and addressing modes. MOR width = 16 bits - 256 unique trap services routines - Mar holds the number of addresses Addressing Modes -Instruction Cycle in memory. -immediate instructions have one of Fetch - gets next PC-Relative - LD, ST their operands in the instruction itself. instruction. * 000 1 8 bit offset relative to AC - Italt is a trap instruction for PC Decode - examines instruction. - Lea modifies condition hits Indirect - LOI, STI - . Orig 15 a direction, not an instruction Evaluate compines address Address of memory location Contains address to be loaded -everytime a subrowline is called, a New stack frame is generated. Base + offset - LRR, STR fetch obtains source operands - LC3 uses special memory mapped F10 to Add 6 bit a 2's compliment value communicate with IO Dertces. Execute - carries out immediate - Lea Assember directives only with Lea. add incremented Instruction -. Fill allocates I word of space and Store - result least written PC to last 8 bits fills with value of N register - and - BLKW allocaks n characters plus Add contents of register. memory locations that are consecutive Assembly Process Add - . String 2 allocates n charocks plus 1 bit 5 = 0 = jeguer 1. assembly file writing that are consecute. = | = jmmelinte. 2. 1st fass - creates a symbol -. God tells assember where the program table for labels or names Input from keyboard ends 3. 2nd Pass - Uses contents of keyboard data registr - KOR output, to monitor symbol table when goin keyboard Status register - KSR | display data register = ddR through display status register=dSR Bit 15 = ready bit 4. Executable Object file bit 15 = ready bit Asynchronous - different speeds 1 = disabled o = disabled 0= not disabled synchronous - same speeds. 1 = not disabled Decimal to binary floating foint IGES 1010.101 = (-1) x 1.010101 x 2 = 1.250 10.625 .625 x 2 20.5 10/2=5ROA.250KZ 3 = E-127 =1.0 5/2=2R1 .5 X2 E=130 2/2 = | R 0 | .625 = |0|1/2 = 0 R 1 10000010 10 = 1010 addressibility - 4 of Range of values Address space - total H of 10.625= 1010.101 bits stock in each 2's compliment 16's inin = -2 40t uniquely identifiable memory location locations. max = 216-1_1 Digits

Sample Program	Device Register Assignments	The Trap Mechanism
10rig 1×3200 LD RO, Numl ×3200 LDI RI, numZ ×3201	XFEOO - Keyboard Status register XFEOZ - Keyboard data register XFEOY - Display Status register XFEOB - Display data register XFEOB - Display data register	1. set et service routines 2. Table et starting addresses 3. The trap instruction 4. Linkage
Lea F2, num 0 x3202 LDR R3, R2, #0 x3203 Halt x3204 Num 1 . Fill x3301 x3205 Num 2 . Fill x 3300 x3206 Num 0 . Fill x 3300 x3207	Stack -Stack pointer keeps flock of of last element put onto the attempting to pop items the not previously been pushed is	imms = S bit 2's compliment value. proffset q = q bit 2's compliment value. at have proffset = bit 2's compliment value,
.End ×3208 × 3300 AE 30	-overflow when attempting to values when there is no more	push trap vect 8 = zero extend room. 8 bits unsigned. LD RY, Value
X3301 10CF X3302 5390 V3303 FFOD	Add - bit [5] = 1 then immediate. Not / = 0 then register the result of the liner is the exer	autable. LDI RU, onemore Dy = memcmemconemo
00 - 162301 relative Dat	perate instructions - Add , and , N. a movement instructions - LD, LDI, LD STI, STR, LE col instruction 5 - BR, JSR AJSRR RTT, Trap	CDR RU, RZ, #-S RU — mem [RZ-5] LEA RU, Target
Table Levels of transformation problem Algorithms Color 2 Language Doll - 3 Isa		STI RY, NOT-HERE MEM [MEM [NOT-HERE]] STR RY, RZ, #5 MEM [RZ +5] PY
0100-4 microach 10gic circuit 10110-6 0111-7 1000-8		•
710-A		