Thapter 5.8

. 1			
Word address	Binary address	Hilmiss	
		Miss	
134	10000110	Miss	
212	17070700	Miss	
	2	Hit	
135	1000017	Hit	
213	77070707	Hit	
162	10100010	Miss	
161	10100001	Miss	
2	10	Miss	
14	100 NOT	Miss	
Al	101001	Miss	
221	71077707	Miss	

Tag: Binary address >> 3 bits Index (Branx address >> 1bit) mod 4

Final contents (block addresses) - Set 00= 0,10,1000000,10,1000

Set al: 10100010, 10

Set 10:110100, 101100

set 11: 1000010

·1->58 Word address Binary address lf +/Mm MILLITE 124 10101111 175 214 11010110 1010100 Logopood 10101110 174 100000 105 110101 II Tag = Binary address >> 3 bits Index (or set #): (Binary address >> 1 bit) mod 4 Final cache contents

set = blocks (3 slets for 2-ward block per set)

00:0200000,02000000,0200000

01:

10:02010200

11:0000020, 110/01/0, 1010 1110


2 rod chap	en 5-8					
There address	Binary addres	HI F/MIDD				
	1	Mide				
134	10000170	MISS				
12		MA				
135	1000011	Miss				
162	1010000	Mess				
	10100001	MISS				
161 2 44	101100	Mus				
44	101001	Mus				
221	121017107	MIJ				
	h					
Tag: Binary	adolres					
Tag: Binary address Index: None (only one set)						
HIT/MISS = M,						
H1+/M135= 11,11,11,11,11,11,11,11,11,11,11,11,11,						
Final contains (block addresses)						
J000011, 1100101, 6100010, 101100001, 10, 101100, 101001,						
J000011, 110010) 10 1000 11-3	- 11001/101				
		H, +/M, s)				
(b) Word de	Birany relates	H1 7/1 133				
_6	110	Miss				
124	1050777	Miss				
214	77070770	1 1 1				
6 84	1010100	M183				
65	10000001	Miss				
179	1000000	ALLE				
105	1000	Mess				
85	1 1 1	Mili				
Binary address I I Co he land percase						
Tas: ones contents (block seeing) (8 cace sies) 1-wire set)						
Binant address: (bits 7-0 tagino indexor block offset) Tag: Binant address Tag: when contents (block idelieg) (8 cache slot) I-word percale (mal ones contents (block idelieg) (8 cache slot) I-word percale (mal occord is proposed of 101010110 101010101010 (b) 110101110 101010111 10101000000 110101111 (b) 110101110 1010100001 10101010111 10101010						
p) 34	1 e) 0 100 000 1 11 E)	וישון טון אט				

3 of day 5.8

Ÿ	Word address	Binor auth Hit/Miss=
	1	LRU: M,M, M, H, H, M, M, M, M, M, M
	134	Lacollo H. J. Misj
	1212	1 1 1 1 M P U
	135	1000011 M, M, M, H, H, H, M, M, M, M, M, M, M,
	213	1010101 Given 2 word blocks
	162	10100010 Given 2 word brocks 10100001 the best miss vote is 1/2
1	2	10
+	41	10/100
		1101/101
	,	

DB1 Nord sel	nary add	ress: (bi-	8 cache slots, 2-words per cachester			
6	1111100	Miss				
214	7010110	Miss				
84	1010100	Hit				
174	10101110	Miss				
105	7707007	Hit Mrs				
215	7000	Hit				

No need for LRVor MRV replacement Policy, hence best miss Rate is 6/12



Ad of chapter 5.8

2. Total CPI (using 2nd level direct-mapped cache:=

= 2,0+100×0,04+10×0,04=6.4

2. Total CPI (using 2nd level olirect-mapped cache)=

= 2,0+200×0,04+10×0,04=82.4

2. Total CPI (vsing 2nd level olirect-mapped cache)=

= 2,0+50×0,0++10×0,04=4.4

(a) Total CPI (using 2nd level 8-way set assoc. cache)=

= 2,0+100×0,016+20×0,04=44

Total CPI (using 2nd level 8-way set assoc. cache)=

= 2,0+100×0,016+20×0,04=6

Total CPI (using 2nd level 8-way set assoc. cache)=

= 2,0+200×0,016+20×0,04=6

Total CPI (using 2nd level 8-way set assoc. cache)=

= 2,0+50×0,016+20×0,04=3.6

(5) -> chap 5.8 Let us consider have CPI=2 Memory miss cycles = 125 cycles 1 ns/clock = 375 clock cycles Total CPI = base CPI+ memory miss cycle *global miss rate + second level direct mapped cache + second level direct mapped speed * firstlevel cack miss rate Therefore the total CPI=2+15×5/6+50×3/6+375×1.3/6 = 2+0,75+J.5+4.875 = 9.125step3 This provides better performance and this is more complex cache other performance and this is more complex cache other performance and this is more complex. and more expensive chips Det is consider base CPI=2

Hemory miss cycles = 100 clock cycles

Total CPI=baseCPI+memory miss cycles global miss ale

+ second level direct mapped cache + second level direct wapped speed * first level coeke wiss vate. Therefore the total CPI = 2+100 ×0,04+10×0,04= Total CPI = base CPI threwory MISS cycles & global miss vote third level direct mapped cachet second level direct mapped speed & first level cache miss rate third level direct mapped speed & and level cache miss rate.

Therefore the total CDI = 2 + 1000000012 10000011 to 1000011 Step 5 Therefore the total CPI = 2+100 x0,0 13+10 x0,04+50 x0,04

Therefore the total CPI = 2+1.3+0,4+2 = (5.7)

Step 6

The tall CPB

This provides better performance and this is more complex cache coherency, in creased cycle fine and larger and more expensive chips

6 from chap 5.8 a.) Let or consider base CPI = 2.

Memory miss cycles = 121 cycles

3 ns/clock 13 ns Clock = 375 clock cycles Total CPI = base CPI+ cache access timexfirst level cache miss rate + memory miss cycles total miss rate - 0 1/6 × m) Therefore the total CPI = 2+50 x5/6+345x (4/6-0,7/xn) = CPI = 1.4 Now n=3 they 2 MBL2 cache to mosteh PM And n=4 they 2.5 MBL2 cache to match 2-way b) Let us consider CPI=2. Nemory miss cycles = 100 dock cycles Total CP I (using 2nd Perel direct-mapped cache) = 2+100 x0,04+10 x0,0 total CPI (using 2nd level 8-wayset usuc cache = 2+100x0,016+20x0,04= total OPI = base CPI 4 cache acces, = 44 | level cache miss rate + memory miss Golg X global miss rate -0,4/0×15 Therefore the total CPI= 250 x0,04 & 100 x (0,01-0,007 x) Hore n=0 then total CPI = 8 n=4 -> CPI=5.7 n=5 > ePI 15 5 the match 2nd level direct mapped cache QI, n=1 or. MBL2 cache, and to match 2nd level 8-way set 250c coch CPI, n= 5 HB or 3 HB 12 cache