Chapter 5.15

ache they the cache should be able to satisfy the request since it is otherwise idle when the write buffer is writing back to memory. If the cache is not able to satisfy hits while writing back form the write buffer, the cache will perform little or no beffer thay the cache will perform little or since requests will shall be sevialized behind write backs.

If the processor issues a request that misses in the cache then the cache will have to wait until the write back is complete since the memory channel is occupied. Once the memory channel is occupied. Once the memory channel is free the cache is while to issue the read request to satisfy the miss