Chapter 7.9

1. Stept

The writes will generate a read from memory of the L2 cache line and they the line is written back to memory. The clota updated in the block is updated in L1 and L2, we assuming L1 is updated on a write miss. The status of the line is set to "dirty". Specific to the coherency ptotocol assumed, on the first read from another node, a calle-to-cache transfer tokes place of the entire dirty cache line

Depending on the cache coherency protocol used,
the status of the line will be changed the other
two reads can be serviced from any of the
caches on the two nodes with the updated data
the accesses for the other three writes are
the accesses for the other three writes are
handled exactly the same way. The key concept
handled exactly the same way. The key concept
is that all nodes are interrogated on all reads
is that all nodes are interrogated must respond
to maintainy coherency and all must respond
to service the read missi

Ev a directory based coherency mechanism the address space of memory is power troned on a nederby-node basis, only the directory responsing for the address requested needs to be interrogated for the directory controller will they in the the The directory controller will they in the terms ache to coeke troughter, but will and need to coeke troughter, but will and need to bother the LZ coickes on the nodes where the line bother the LZ coickes on the nodes where the line bother the LZ coickes on the nodes where the line bother the LZ coickes on the nodes where the line bother the LZ coickes on the nodes where the line bother the LZ coickes on the nodes where the line bother the LZ coickes on the nodes where the line bother the directory. For the last two real locally of the directory. For the last two real locally of the directory.

locally of the directory. For the coole-to-coel and against the single directory is interrogated and directory the single directory is interrogated and directory the single directory the coele-to-coel the coele-to-coel the transfer. But only the two nodes porticipation transfer are involved this increases in the transfer are involved this increases

the L2 bondwidth. Since only the minimum number of caste accesses or interrogations is number of taste transaction

(3) of Chapter 7.9

For the cacke-based block status case, all coherancy traffic is managed at the L2 level be tweey CPUs. So this scenarios should not change except that reads by the 3 local cores should not generate any coherence messages outside at not generate any coherence messages outside at the CPU. For the directory case, all accesses the CPU. For the directory and the need to interrogate the directory and the need to interrogate the directory and the directory controller will initiate cache-to-cock directory controller will initiate cache-to-cock transfers. Again, the number of accesses is greatly reduced using the directory approach

Charter 7.9 Assuming an invalidate on write policy, for writes on the some CPV, the LI divty copy ocean on the third and forth write. Whey writes are done on another CPV, they cohorance writes management moves to the L2 and the L2 copy on the first CPV is invelodated The local write activity is the same as for the first CPU. This repeats for the last two CPUs. of course this assumes that the order of the writes 15 in numerical order, with the group of A writes being performed on the some CPV on each core. If we instead assume that consecutive writes are performed by different CPVs each time, and they invehidates will take place of the L2 cache level on each write-