Chapter J. 13 The operation sequence for shadow page table 1. Shedow page table:

(1) Vintual Machine creetes page table and hypervisor updates shedow table

(2) Nothing heppey

(3) Hypervisor intercepts page fault, creetes new mapping and invalidates the delinapping in TLB

(4) Virtual machine notifies the hypervisor to 1. Shedow page table. invalidate the process's TLB entries 2. Nested page table (1) Virtual Hachine creates new page table and
hypervisor adds new mappings in Phrisical
address to machine address table
(2) Hondware welly both page tables to translete Virtual address to machine address.

(3) Virtual machine and hypervisor update their pages tobler, hypervisor invalidates stale TLB artices

(4) Virtual machine netifies the hypervisor to Indicate the process's TLB entries

Given that the number of page table levels=4 The number of memory reterences is needed to serve a TLB miss for nested page +2 ble = L x (L+2) (where L is the Lovely of page table The number of memory references are needed to serve a TLB miss for native page table = 4 (since the four-level page table) No. of manary references are needed to serve a TLB mis for nested page table =4+(4+2)= 24

The page fault rate is more important metric for shadow page table

TLB miss rate is the more important metric for nested page table.

Combining multiple page table modifications can be used to reduce page table shadowing induced overhead

NPT caching is used to reduce NPT induced overhead. It is similar to TLB caching