Lab2 Notes

- The register module is included for this lab (http://cse.csusb.edu/egomez/cs401/source/lab2.zip)
- If you add a new module to your project, you must instantiate it for it to show up properly. I have been told that closing the Project Navigator and reopening it will also make the module show up.
- The Sign Extension module does not have local names for its Input and Output. Feel free to name it in/out or signExtendIn/signExtendOut.
- The control unit module needs to match the table in Figure 2.2. This can be implemented with a case structure. Instruction in the table is wrong and actually is opcode. R-format is synonymous with R-type (opcode = 6'b0). The other opcodes for lw, sw, and beq can be found online under MIPS I-Type opcodes. X's and x's are valid bits in Verilog (x = unknown).
- You must instantiate both the IFETCH and the IDECODE modules in the PIPELINE module. Your
 pipeline module will be your test bench; the memory module will be the stimulus for this lab;
 refer to the lab manual for the inputs.
- Make sure you are changing your Radix on your timing diagram values. Decimal will take up the least amount of space between changes if you can't see the values.
- Your timing diagram will have many more signals this time.

Lab 2 requirements

Submit your Lab write-up (document preferably doc or rtf) along with your Verilog source code as a compressed file to jasondfredrick@gmail.com. Be sure to include your section (Tuesday/Thursday)

You can RAR the package together using WinRAR (http://www.rarlabs.com).

I would prefer that you send the document and source code in one RAR file.

You can work in teams of 2 or individually; however, make sure that both of your names are listed in the compressed file to receive credit.

I expect the file to have the following naming convention: lastname1[-lastname2]-labX-Y.rar where lastname1 [and lastname2] are the surnames of the team members and X is the lab number and Y is the lab section T/R.

Example: fredrick-lab1-R.rar for Fredrick Lab1 on Thursday.

Document the source code by supplying your name(s) and any comments you have regarding your code. Use the extreme programming approach, because it is self-documenting (i.e. meaningful variable names).

The labs will be due one week from the start date. Pace yourself and if you have any questions, feel free to email or text me.


Write-up Requirements

Introduction: 1 paragraph (5-7 sentences)

-Provide a description of the Lab and give a brief overview of what the top level module is intended to do. Also include any changes to the previous stages if required.

Summary: 1 paragraph + Timing Diagram and/or Detailed Simulation Log

- -Provide an explanation behind the signals on your timing diagram and make sure to remove the unnecessary signals.
- -The explanation should be thorough enough so that I can tell that you understand the timing diagram or detailed simulation log.
- -Make sure you remove unconnected signals (I.E. high impedance ZZZZZZ...)



Your timing diagram should look something like this: DO NOT USE MY PICTURE PROVIDED. It is merely for your reference.

The required signals for full credit on the timing diagram are RS, RT, RD, A, B, Instruction (data in the diagram), SignExtendOutput (IR in the diagram), opcode and all the 9 bits of the Control Signals. These signals are meant to show that your instruction is being decoded properly.

Extra Credit: Implement initialization of memory and regfile from a txt file using Verilog code.