## CHAPTER 5.3

a) 32-bit memory advess reterences/word addresses?

1, 134, 212, 1, 135, 213, 162, 161, 2, 44, 41, 221

The cache has 16 blocks so that 4 bits are required for index and the tax requires 32-4= 28 bits. Therefore the following table shows the binary address, tag, index, and hit/miss status of the above word address:

Word address	Binary address	Tag	Index	=   Hit/ W/33
1	1	00	1000	MISS
134	1 0000 110	1000	0110	MISZ
212	11010100	1101	0100	4155
1	1	0	0001	HIT
135	10000 111	1000	0111	Miss
(813	11010101	1101	0101	MISS
162	10100010	1010	0010	H155
161	10100001	1010	0001	M.33
2	10	0	0010	Miss
124	101100	10	1100	Miss
41	1010001	10	1001	Hiss
221	11011101	1101	1101	M.35

b) 32 - bit memory address references / word addresses.
6, 214, 145, 214, 6, 84, 65, 174, 64, 107, 85, 915

The cache has 16 blacks so that alborts are required for index and the tag recognizes 32-4=
28 bits. Therefore the following table shows the binary address, tag, index, and hit/miss states of the shore word address.

Word address	Binary oddess	Tag	Indux	H123/H
6	170	111	0000	Hiss
124	1111100	7777	0700	Miss
175	70707777	1010	7777	Miss
214	11010110	1101	0110	MISS
6	110	AL	0000	#it
84	7070700	1000	0100	Miss
68	10000001	1000	0001	M15)
174	10707770	1010	1110	Mys
64	1000000	1000	0000	Mus
105	1101007	1101	0001	Miss
85	1000	10	0000	MISS
215	17070777	1101	PIII	Miss

2) Falch block contain two words, or 1-bit offset is required. The cache has 8 blocks so that 3 bits ore required for indexand tag is requires 32-(3+1)=28 bit Therefore the following table shows the binary oddress, tag, index, and hit/miss.

Que	I no ex , and				
rig	)	Binary address	Tag	Index	H1 miss
	word address		0	000	Miss
	1	10000110	1000	011	14:33
STREET, STREET	134		1101	010	Miss
Company decisions of the	212	17070100	N. V.	000	- Hit
	J	1	1000	1011	TILL
	135	1000011	1101	010	
	213	11010107	100	001	Miss
X	162	70700070	1010	000	
	767	70 700007		+	Miss
,	2	10	0	001	MISS
	44	701700	10	110	Miss
	1	101001	10	100	Miss
	221	MOTITOI	IPI	110	Miss

step2

15 required. The cache has 8 blocks so that 3 bits are required for index and tag is requires 32-(3+1)=28bits shows the birary address, tag, index and miss/hit.

0	- 1			1 7
Ward address	Binary relavess	Tag	Index	, Hit Miss
6	110	11	000	Miss
124	1111100	UH	010	Hiss
175	1010111	1010	111	Miss
214	11010110	1101	011	Miss
6	110	11	000	Hit
44	7070100	1010	010	Miss
67	10000001	1000		THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, T
144	10701770	1010	000	Miss
64	1000000	1000	000	Miss
105	Toolog	1101		4.33
85	2000		000	1133
215	Mobel		·	

Step 1: a) The number of sets in the conche = 64 K/(1x4) = 16 K n= 14 bits Cache block size m=0 (becaused word for a block) Total coche size =  $2^{n} \times (2^{m} \times 32 + (32-n-m-2) + 1)$   $= 2^{14} \times (2^{o} \times 32 + (32-14-0-2) + 1)$ = 802816 bits step 2 16-word block: If n=10 and m=4 Total coche 512e = 2 % (2 % 32 + (32 - n - m - 2) + 1)= 2 % (2 % 32 + (32 - 10 - 4 - 2) + 1)= 541696 bits if n=11 and m=4 Total cache = 2 mx (2 mx 32 + (32-n-m-2)+1)  $=2^{11}\times(2^{4}\times32+(32-11-4-2)+1)$ = 1 Mbit That is 128 Kb of deta Therefore the second cache might provide the slower performance because the miss penalty is larger, morease black Size may also increase the conflict misses

step 4 of AE of Onepter 53 b) The number of sets in the coefe n=13 bits and m=1 because block size is 2 word. Total coele size= 2 x (2 m x 32 + (32-n-m-2)+1)  $=2^{13}\times(2^{1}\times32+(32-13-1-2)+1)$ = 663552 bits Step 5 16-word block: (f n=10 and m=4 Total code 5,7e= 2 1/2 (2mx 32) (32-n-n-2)+1)  $=2^{10}\times(2^{4}\times32+(32-10-4-2)+1)$ = 541696 bits step 6 ct m= 11 and m= 4 Total cache \$12e = 2 m x (2 m x 32 + (32-n-m-2)+1)  $=2^{11}+(2^{4}+32+(32-11-4-2)+1)$ = IMbit. That is C4 Vb of data The second cache might provide the slower performance because the miss penalty is larger, increase block size may also increase the conflict

## 6 of 2.3

step 1:

Yes It is possible to use this index a directmapped caste because each block address still has
a stable mapping between the address and the
actual location in cacte. However you need
none tag bits to store in the cache array
for determining the hit or miss.