

CSCI 401 TEST 2 PRACTICE

K.E. SCHUBERT

- (1) Given a non-pipelined architecture running at 2.5GHz, that takes 5 cycle to finish an instruction. You want to make it pipelined with 5 stages. The increase in hardware forces you to run the machine at 2GHz. The only stalls are caused by
- memory - (30% of the total instructions) a stall of 50 cycles happens in 2% of the memory instructions
 - branch - (20% of the total instructions) a stall of 2 cycles happens in 20% of the branch instructions

What is the speedup? Clearly show all work.

- (2) For the following code indicate where and label the type of the hazard (RAW, WAW, WAR).

```
square: ld.b R2,0(R3)    ! load the byte at mem[R3] and place it in R2
        add  R3,R3,4      ! R3 = R3 + 4, Next Word
        mul  R2,R2,R2     ! R2 = R2 * R2, square
        st.b R2,0(R3)    ! store low order byte in R2 to mem[R3]
        sub  R2, R3, R4 ! R2 = R3 - R8
        bnez R2, square ! if R2 != 0 then goto square
```

- (3) This question will be about the following computer:
- 1.5 GHz, No Pipeline, instruction buffers that negate instruction load penalties 80% of the time
 - 32Kb L1 cache, 1ns access, 4-way associative, write-through, not write-allocate, 2% miss rate for Data and a miss rate of 1/60 for Instructions
 - 1Mb L2 cache, 12ns access, 4-way associative, write-back, write-allocate, 30% miss rate, 20% dirty
 - 1Gb RAM, 50ns access
- (a) Does it make sense to have a branch delay slot, since there is no pipeline? Why or why not?
- (b) What would the ideal speedup be for this computer if a 5 stage pipeline were installed?
- (c) What is the effective access time for loading instructions?
- (d) What is the CPI penalty to each instruction due to loading instructions?
- (e) What would you recommend changing to make this faster?