Lab 3 Notes

- -Make sure the ex control out signals match the table from lab two when connecting these selection signals to the necessary mux. If the ALUDst and RegDst signals are flipped, then B will show as unknown (XXXX's) on the timing diagram during certain cycles.
- -Always have a default case in your case structures.

Lab 3 requirements

Lab due dates are posted on the <u>calendar</u>.

Pace yourself and if you have any questions, feel free to email or text me and I will try to reply as soon as possible. I will get back to you much faster if you text me saying you sent an email.

Write-up Requirements

Introduction: 1 paragraph (5-7 sentences)

-Provide a description of the Lab and give a brief overview of what the top level module is intended to do. Also include any changes to the previous stages if required.

Summary: 1 paragraph + Timing Diagram and/or Detailed Simulation Log

- -Provide an explanation behind the signals on your timing diagram and make sure to remove the unnecessary signals.
- -The explanation should be thorough enough so that I can tell that you understand the timing diagram or detailed simulation log.
- -Make sure you remove unconnected signals (I.E. high impedance ZZZZZZ...)

For those of you asking about Set on Less Than and the Zero signal, I have included the partial case structure for the ALU.

The required signals for full credit on the timing diagram are:

ALU Control Signals, ALU inputs and outputs, Adder signals, and the Instruction.

Your timing diagram should look something like the below reference:



Here are the instructions used

Extra Credit: create a single parameterized multiplexer module that can be instantiated with a variable number of bits.