SPARSE MATRIX-VECTOR MULTIPLICATION

CUDA Implementation

Contents

- 1. Sparse Matrix-Vector Multiplication
- 2. Sparse Matrix Representations (Format)
- 3. Library: CUSP and cuSPARSE
- 4. CUDA Implementation

Sparse Matrix-Vector Multiplication (SpMV)

Sparse Matrix: Matrix in which most of the elements are zero.

SpMV: **Sp**arse **M**atrix-**V**ector (Multiplication)

$$y = Ax$$

Sparse Matrix

- Usual matrix formats (dense formats) are <u>not efficient for</u> <u>implementing kernel</u>
- Memory is wasted for storing zero values and the computing power lost in many multiplications by zero.

References

Bell, N., & Garland, M. (2008). *Efficient sparse matrix-vector multiplication on CUDA* (Vol. 2, No. 5). Nvidia Technical Report NVR-2008-004, Nvidia Corporation.

Bell, N., & Garland, M. (2009, November). Implementing sparse matrix-vector multiplication on throughput-oriented processors. In *Proceedings of the conference on high performance computing networking, storage and analysis* (pp. 1-11).

Benatia, A., Ji, W., Wang, Y., & Shi, F. (2018). BestSF: a sparse meta-format for optimizing SpMV on GPU. *ACM Transactions on Architecture and Code Optimization (TACO)*, *15*(3), 1-27.

Saad, Y. (2003). *Iterative methods for sparse linear systems*. Society for Industrial and Applied Mathematics. P.92-

1. Coordinate Format (COO)

- (1) Real array containing all the real (or complex) values of the <u>nonzero elements of A</u> in any order.
- (2) An integer array containing their <u>row indices.</u>
- (3) Second integer array containing their <u>column indices</u>.
- All three arrays are of length N_z (Number of nonzero elements)

1. Coordinate Format (COO)


$$A = \begin{pmatrix} 1. & 0. & 0. & 2. & 0. \\ 3. & 4. & 0. & 5. & 0. \\ 6. & 0. & 7. & 8. & 9. \\ 0. & 0. & 10. & 11. & 0. \\ 0. & 0. & 0. & 0. & 12. \end{pmatrix}$$

$$AA \quad 12. \quad 9. \quad 7. \quad 5. \quad 1. \quad 2. \quad 11. \quad 3. \quad 6. \quad 4. \quad 8. \quad 10.$$

$$Coord (x, y) \quad Coord (x, y)$$

Elements are usually listed by row or columns.

1. Coordinate Format (COO)




• If the elements were listed by row, the array JC might be replaced by an array which points to the beginning of each row instead.

2. Compressed Sparse Row (CSR)


- (1) A real array AA contains the real values a_{ij} stored row by row, from row 1 to n. The length of AA is N_z .
- (2) An integer array JA contains the <u>column indices</u> of the elements a_{ij} as stored in the array AA. The length of JA is N_z .
- (3) An integer array *IA* contains the pointers to the beginning of each row in the arrays *AA* and *JA*.

2. Compressed Sparse Row (CSR)



- Content of IA(i) is the position in arrays AA and JA where the i^{th} row starts.
- Length of IA(i) is n+1
- *n* is row number

2. CSR Variations



- Compressed Sparse Column (CSC)
- Block Compressed Sparse Row (BCSR)

3. Diagonal Format (DIA)

- Appropriate representation. when nonzero values are restricted to a small number of matrix diagonals.
- Not general-purpose format.
- (1) Rectangular array $DIAG(1:n,1:N_d)$, where N_d is the number of diagonals.
- (2) The offsets of each of the diagonals will be stored in an array $IOFF(1:N_d)$.

3. Diagonal Format (DIA)

$$A = \begin{pmatrix} 1. & 0. & 2. & 0. & 0. \\ 3. & 4. & 0. & 5. & 0. \\ 0. & 6. & 7. & 0. & 8. \\ 0. & 0. & 9. & 10. & 0. \\ 0. & 0. & 0. & 11. & 12. \end{pmatrix} \qquad \text{DIAG} = \begin{pmatrix} * & 1. & 2. \\ 3. & 4. & 5. \\ 6. & 7. & 8. \\ 9. & 10. & * \\ 11 & 12. & * \end{pmatrix}$$


$$DIAG = \begin{vmatrix} * & 1. & 2. \\ 3. & 4. & 5. \\ 6. & 7. & 8. \\ 9. & 10. & * \\ 11 & 12. & * \end{vmatrix}$$


$$IOFF = \boxed{-1 \ 0 \ 2}$$

$$DIAG(i,j) \leftarrow a_{i,i+ioff(j)}$$

3. Diagonal Format (DIA)


Main Diagonal






Zero implies the main diagonal element

3. Diagonal Format (DIA)




Zero implies the main diagonal element

3. Diagonal Format (DIA)



- Implicit indexing <u>reduces the memory footprint</u> and <u>decreases</u> <u>the amount of data transferred</u> during a SpMV operation.
- All memory access to data, x and y is contiguous, which improves the efficiency of memory transactions.

3. Diagonal Format (DIA)






Figure 6: Sparsity patterns that are ill-suited to the sparse diagonal format.

4. Ellpack-Itpack Format (ELL)

- The assumption in this scheme is that there are at most N_d nonzero elements per row, where N_d is small.
- (1) COEF, is similar to DIAG and contains the nonzero elements of A. The nonzero elements of each row of the matrix can be stored in a row of the array $COEF(1:n,1:N_d)$.
- (2) $JCOEF(1:n, 1:N_d)$ must store the column positions of each entry in COEF.

4. Ellpack-Itpack Format (ELL)

$$A = \begin{pmatrix} 1 & 0 & 2 & 0 & 0 \\ 3 & 4 & 0 & 5 & 0 \\ 0 & 6 & 7 & 0 & 8 \\ 0 & 0 & 9 & 10 & 0 \\ 0 & 0 & 0 & 11 & 12 \end{pmatrix}$$

$$COEF = \begin{pmatrix} 1 & 2 & 0 \\ 3 & 4 & 5 \\ 6 & 7 & 8 \\ 9 & 10 & 0 \\ 11 & 12 & 0 \end{pmatrix}$$

$$JCOEF = \begin{pmatrix} 1 & 3 & 1 \\ 1 & 2 & 4 \\ 2 & 3 & 5 \\ 3 & 4 & 4 \\ 4 & 5 & 5 \end{pmatrix}$$

 In this example, those integers are selected to be equal to the row numbers

4. Ellpack-Itpack Format (ELL)

$$A = \begin{pmatrix} 1 & 2 & 4 \\ 1 & 0 & 2 & 0 & 0 \\ 3 & 4 & 0 & 5 & 0 \\ 0 & 6 & 7 & 0 & 8 \\ 0 & 0 & 9 & 10 & 0 \\ 0 & 0 & 0 & 11 & 12 \end{pmatrix} \qquad \begin{array}{c} 1 & 2 & 0 \\ 3 & 4 & 5 \\ \hline 0 & 5 & 0 \\ \hline 0 & 0 & 9 & 10 & 0 \\ \hline 0 & 0 & 0 & 11 & 12 \\ \hline \end{array}$$

$$\begin{array}{c|cccc}
 & 1. & 2. & 0. \\
\hline
 & 3. & 4. & 5. \\
\hline
 & 5. & 0. \\
\hline
 & 3. & 4. & 5. \\
\hline
 & 6. & 7. & 8. \\
\hline
 & 9. & 10. & 0. \\
\hline
 & 11 & 12. & 0. \\
\hline
\end{array}$$

In this example, those integers are selected to be equal to the row numbers


4. Ellpack-Itpack Format (ELL)


 ELL is more general than DIA since the nonzero columns need not follow any particular pattern.

• The maximum vertex degree is not significantly greater than the

average degree.

In practice,
 unstructured meshes
 do not always meet
 this requirement.






4. Ellpack-Itpack Format (ELL)

 The vertex-edge connectivity of the wheel is not efficiently encoded in ELL format.

• The vast majority of the entries in the data and indices arrays of the

ELL representation will be wasted.







Fig. 1. The sparse matrix example in COO, CSR, BCSR, ELL, DIA, and HYB.

Library: CUSP (open source)

http://cusplibrary.github.io/

 Cusp is a library for sparse linear algebra and graph computations based on Thrust.

Current release : v0.5.1 (April 28, 2015)



Library: CUDA Toolkit

https://docs.nvidia.com/cuda/pdf/CUSPARSE_Library.pdf



cuBLAS

GPU-accelerated basic linear algebra (BLAS) library

Learn More



cuS0LVER

GPU-accelerated dense and sparse direct solvers

Learn More



cuFFT

GPU-accelerated library for Fast Fourier Transforms

Learn More



cuSPARSE

GPU-accelerated BLAS for sparse matrices





CUDA Math Library

GPU-accelerated standard mathematical function library

Learn More



cuTENS0R

GPU-accelerated tensor linear algebra library

Learn More



cuRAND

GPU-accelerated random number generation (RNG)

Learn More




AmgX

GPU-accelerated linear solvers for simulations and implicit unstructured methods


Learn More

1. Environment

- GeForce 940M
- Maxwell Architecture (1st gen): GM108
- CUDA Compute Compatibility: CUDA 5.0
- 1 GPC
- 3 Maxwell Streaming Multiprocessors
- 128 CUDA core in a single SMM
- 384 CUDA Cores



1. Environment




- Max number of concurrent warps/SMM : 64
- Max number of thread blocks/SM: 32
- Register File Size : 64KB
- Shared memory: 64KB

2. Matrix Random Generation

```
In [1]: from scipy.sparse import random
        from scipy import stats
        import scipy.io
        import numpy as np
        mat\_size = 1000
        class CustomRandomState(np.random.RandomState):
            def randint(self, k):
                i = np.random.randint(k)
                return i - i % 2
        # Generate
        np.random.seed(1)
        rs = CustomRandomState()
        # Samples a requested number of random values,
        rvs = stats.poisson(10, loc=10).rvs
        S = random(mat_size, mat_size, density=0.2, random_state=rs, data_rvs=rvs)
        # Export
        scipy.io.mmwrite("1000_1000_samplemat.mtx", S)
        S.A
Out[1]: array([[ 0., 21., 0., ..., 18., 0., 0.],
               [ 0., 24., 19., ..., 0., 16., 0.],
               [ 0., 16., 0., ..., 0., 24., 0.],
               [0., 0., 0., ..., 0., 0., 0.]
               [ 0., 0., 0., ..., 0., 21., 0.],
               [ 0., 13., 0., ..., 0., 0., 0.]])
```

3. Matrix Market (MM) Exchange Format



- Coordinate Format: suitable for representing general sparse matrices.
- Only nonzero entries are provided, and the coordinates of each nonzero entry is given explicitly.
- Rows, Columns, entries(L)

4. Reading Matrix

http://math.nist.gov/MatrixMarket/mmio/c/mmio.h http://math.nist.gov/MatrixMarket/mmio/c/mmio.c

```
void read_matrix(int* argJR, int* argJC, double* argAA) {
   int m = M;
   int n = N;
   int nz = NZ;

FILE* MTX;
   MM_typecode matrix_code;

MTX = fopen("10_10_sample_mat.mtx", "r");
```

4. Reading Matrix

http://math.nist.gov/MatrixMarket/mmio/c/mmio.h http://math.nist.gov/MatrixMarket/mmio/c/mmio.c

```
// Read banner, type, etc essential infos
// Verification steps are ignored.
                                                      Read banner and size info
if (mm read banner(MTX, &matrix code) != 0) exit(1);
mm_read_mtx_crd_size(MTX, &m, &n, &nz); // Over max 1025
printf("Market Market type: [%s]\n", mm_typecode_to_str(matrix_code));
// COO format
for (register int i = 0; i < NZ; i++)</pre>
   fscanf_s(MTX, "%d %d %lf\n", &argJR[i], &argJC[i], &argAA[i]);
fclose(MTX);
```

4. Reading Matrix

```
// ---- main() ----
int main() {
   int* JR = (int*)malloc(NZ * sizeof(int));
   int* JC = (int*)malloc(NZ * sizeof(int));
   double* AA = (double*)malloc(NZ * sizeof(double));
   // prepare elements
   read_matrix(JR, JC, AA);
                                                 12. 9. 7. 5. 1. 2. 11. 3. 6. 4. 8. 10.
                                            AA
                                             JR
                                             JC
                                                         COO Example (Slide 8)
```

4. Reading Matrix

- COO Format is not sorted by rows.
- cuSPARSE's data type assumes all elements are row-sorted.
- Order is important for transformation.

```
Market Market type: [matrix coordinate real general]
Head 10 elements:
Tail 10 elements:
```

5. Implementation

- 1. Sorting COO format using cuSPARSE
- 2. COO SpMV using cuSPARSE
- 3. CSR SpMV using cuSPARSE
- 4. CSR SpMV using scalar kernel
- 5. CSR SpMV using grid-stride kernel

5.1 Sorting COO format using cuSPARSE

```
// --<del>-- Step 2. Han</del>dle create, bind a stream ----
int* device JR = NULL;
int* device_JC = NULL;
double* device_AA = NULL;
double* device_AA_sorted = NULL;
int* device_P = NULL;
void* buffer = NULL;
size_t buffer_size = 0;
```

On device

5.1 Sorting COO format using cuSPARSE

```
Pointer of cuSPARSE context
cusparseHandle_t handle = NULL;
cudaStream t stream = NULL;
                                          Creates a new asynchronous stream.
                                          The flags determine the behaviors of the stream.
CUDA ERR(cudaStreamCreateWithFlags(&stream, cudaStreamNonBlocking));
CUSPARSE ERR(cusparseCreate(&handle));
CUSPARSE_ERR(cusparseSetStream(handle, stream));
CUSPARSE_ERR( // ---- Step 3. Allocate Buffer ----
   cusparseXcoosort_bufferSizeExt(
       handle,
       M, N, NZ,
       device_JR, device_JC, &buffer_size
                                             Output
```

5.1 Sorting COO format using cuSPARSE

```
CUDA_ERR(cudaMalloc((void **)&device_JR, sizeof(int) * NZ));
CUDA_ERR(cudaMalloc((void **)&device_JC, sizeof(int) * NZ));
CUDA_ERR(cudaMalloc((void **)&device_P, sizeof(int) * NZ));
CUDA_ERR(cudaMalloc((void **)&device_AA, sizeof(double) * NZ));
CUDA ERR(cudaMalloc((void **)&device AA sorted, sizeof(double) * NZ));
CUDA ERR(cudaMalloc((void **)&buffer, sizeof(char) * buffer size));
CUDA_ERR(cudaMemcpy(device_JR, host_JR, sizeof(int) * NZ, cudaMemcpyHostToDevice));
CUDA ERR(cudaMemcpy(device_JC, host_JC, sizeof(int) * NZ, cudaMemcpyHostToDevice));
CUDA ERR(cudaMemcpy(device AA, host AA, sizeof(double) * NZ, cudaMemcpyHostToDevice));
CUDA_ERR(cudaDeviceSynchronize());
```

5.1 Sorting COO format using cuSPARSE

```
// ---- Step 4. Setup permutation vector P to Identity ----
CUSPARSE ERR(cusparseCreateIdentityPermutation(handle, NZ, device P));
// ---- Step 5. Sort ----
CUSPARSE ERR(
       cusparseXcoosortByRow(handle, M, N, NZ, device_JR, device_JC, device_P, buffer)
);
                              Gathers the elements of the vector listed in the
// Gather
                              index array into the second vector.
CUSPARSE_ERR(cusparseDgthr(
       handle, NZ, device_AA, device_AA_sorted, device_P, CUSPARSE_INDEX_BASE_ZERO));
CUDA_ERR(cudaDeviceSynchronize());
```

5.1 Sorting COO format using cuSPARSE

```
// Fetch back
CUDA_ERR(cudaMemcpy(host_JR, device_JR, sizeof(int) * NZ, cudaMemcpyDeviceToHost));
CUDA_ERR(cudaMemcpy(host_JC, device_JC, sizeof(int) * NZ, cudaMemcpyDeviceToHost));
CUDA_ERR(cudaMemcpy(host_P, device_P, sizeof(int) * NZ, cudaMemcpyDeviceToHost));
CUDA_ERR(cudaMemcpy(host_AA, device_AA_sorted, sizeof(double) * NZ,
cudaMemcpyDeviceToHost));
CUDA_ERR(cudaDeviceSynchronize());
```

- No <u>_global</u>_ syntax.
- cuSPARSE API controls everything.

5.1 Sorting COO format using cuSPARSE

Elements are sorted by row nicely!

```
// ---- Step 7. Define variables
const float alpha = 1;
const float beta = 0;
float host_y[N] = \{0, \}
float host_x[M]
float* device_x = NULL;
float* device_y = NULL;
for (auto& elem : host_x) elem = 1;
```

```
Sparse Matrix Descriptor Type
cusparseSpMatDescr_t sp_mtx; // device
                                             Dense Vector Descriptor Type
cusparseDnVecDescr_t dn_x, dn_y; // device
// ---- Step 8. Get your GPU memory ready ----
CUDA_ERR(cudaMalloc((void**)&device_x, sizeof(float) * M));
CUDA_ERR(cudaMalloc((void**)&device_y, sizeof(float) * N));
CUDA_ERR(cudaMemcpy(device_x, host_x, sizeof(float) * M, cudaMemcpyHostToDevice));
CUDA_ERR(cudaMemcpy(device_y, host_y, sizeof(float) * N, cudaMemcpyHostToDevice));
CUSPARSE ERR(cusparseCreate(&handle));
```

```
// Create sparse matrix in COO format
CUSPARSE ERR(
   cusparseCreateCoo(
       &sp mtx,
                                                           Real 32 Float: Precision
       M, N, NZ, device_JR, device_JC, device_AA sorted,
       CUSPARSE_INDEX_32I, CUSPARSE_INDEX_BASE_ONE, CUDA_R_32F)
);
                                      Index starting point
CUSPARSE_ERR(cusparseCreateDnVec(&dn_x, N, device_x, CUDA_R_32F));
CUSPARSE ERR(cusparseCreateDnVec(&dn y, M, device y, CUDA R 32F));
```

```
CUSPARSE_ERR(cusparseSpMV_bufferSize(
    handle, CUSPARSE_OPERATION_NON_TRANSPOSE,
    &alpha, sp_mtx, dn_x, &beta, dn_y, CUDA_R_32F,
    CUSPARSE_COOMV_ALG, &buffer_size));

printf("Buffer size : %1ld bytes \n", (long long)buffer_size);
CUDA_ERR(cudaMalloc(&buffer, buffer_size));
```

5.2 COO SpMV using cuSPARSE

This function performs the multiplication of a sparse matrix matA and a dense vector vecx

$$\mathbf{Y} = \alpha o p(\mathbf{A}) \cdot \mathbf{X} + \beta \mathbf{Y}$$

where

- ightharpoonup op (A) is a sparse matrix of size m imes k
- \triangleright x is a dense vector of size k
- Y is a dense vector of size m
- \triangleright α and β are scalars

Also, for matrix A


$$op(A) = \begin{cases} A & \text{if } op(A) == \\ A^T & \text{if } op(A) == CUSPARSE_OPERATION_NON_TRANSPOSE} \\ A^H & \text{if } op(A) == CUSPARSE_OPERATION_CONJUGATE_TRANSPOSE} \end{cases}$$

5.2 COO SpMV using cuSPARSE

```
18 + 15 + 21
Out[1]: array([[ 0., 0., 0., 0., 18., 0., 15., 0., 21.],
                                                                                       19
             [0., 0., 0., 19., 0., 0., 0., 0., 0.]
                                                                                 17 + 18 + 15 + 19
             [ 0., 17., 18., 15., 19., 0., 0., 0., 0., 0.],
                                                                                       16
             [ 0., 0., 16., 0., 0., 0., 0., 0., 0.,
             [0., 0., 0., 0., 0., 0., 0., 0., 0.],
             [0., 0., 0., 0., 0., 0., 0., 20., 0.],
             [28., 0., 0., 0., 16., 18., 0., 0., 19., 0.],
                                                                                 28 + 16 + 18 + 19
             [0., 0., 22., 0., 0., 0., 0., 0., 21., 0.],
                                                                                     22 + 21
             [17., 15., 0., 0., 0., 0., 19., 0., 0.],
                                                                                   17 + 15 + 19
             [25., 0., 0., 0., 0., 0., 0., 0., 0., 0.]])
                                                                                       25
```

```
#### SpMV cuSPARSE ####
Buffer size : 0 bytes
54.0 19.0 69.0 16.0 0.0 20.0 81.0 43.0 51.0 25.0
Elapsed: 1.797984ms
```

Time recorded only at SpMV calculation step.



- Matrix 1024 by 1024
- Need to increase stack and heap size
- Default stack : 1MB
- Default heap : 1MB
- Otherwise, stack overflow problem occurs.

```
#define MTX FILE "1024 1024 sample mat.mtx"
Market Market type: [matrix coordinate real general]
                                                      #define M
                                                                        1024
Head 10 elements:
  33
       787 19.0
       703 16.0
                                                      #define N
 965
                                                                        1024
 612
       705 17.0
 973
       186 19.0
                                                      #define NZ
                                                                        209715
  28
       304 19.0
 314
       300 19.0
 691
       253 16.0
                                                     Buffer size : 3358080 bytes
 881
       177 18.0
  799
       679 15.0
                                                     Head 10 elements:
       679 15.0
 204
                                                               2 25.0
                                                               3 19.0
Tail 10 elements:
                                                                 18.0
 813
       613 16.0
                                                                 18.0
       595 19.0
                                                             27 22.0
29 23.0
36 20.0
 185
       245 18.0
 649
 829
       516 22.0
 201
       447 15.0
                                                                 23.0
 266
       986
           26.0
                                                                 24.0
       185 21.0
  64
 825
       106 19.0
                                                      .0 4501.0 4203.0 3639.0 4297.0 4389.0 4185.0 3769.0 4374.
 249
       594 20.0
                                                          3995 0 4137 0 4486 0 4533.0 4211.0 3815.0 4221.0 4231
       570 20.0
                                                     Elapsed: 167.681381ms
```

5.3 CSR SpMV using cuSPARSE

```
#if defined( CUSPARSE CSR )
   int* t_JR = (int*)calloc((M + 1), sizeof(int));
   int* t JC = (int*)malloc(NZ * sizeof(int));
   float* t_AA = (float*)malloc(NZ * sizeof(float));
   for (int i = 0; i < M + 1; i++) t JR[i]++;
   for (int i = 0; i < NZ; i++) {</pre>
       t AA[i] = host AA[i];
       t_JC[i] = host_JC[i];
       t_JR[host_JR[i]]++; Count
   for (int i = 0; i < M; i++) t_JR[i + 1] += (t_JR[i] - 1);</pre>
```

- Add below Step 6.
- Transforms COO into CSR format.

Accumulate

```
free(host_JR);
free(host_JC);
free(host_AA);

host_JR = t_JR;
host_JC = t_JC;
host_AA = t_AA;
#endif
```

- Add below Step 8.
- Additional communication between GPU and main memory.

```
#ifndef CUSPARSE CSR
   CUSPARSE ERR(
       cusparseCreateCoo(
           &sp_mtx,
           M, N, NZ, device_JR, device_JC, device_AA_sorted,
           CUSPARSE_INDEX_32I, CUSPARSE_INDEX_BASE_ONE, CUDA_R_32F)
#else
   CUSPARSE ERR
       cusparseCreateCsr(
           &sp mtx,
           M, N, NZ, device_JR, device_JC, device_AA_sorted,
           CUSPARSE_INDEX_32I, CUSPARSE_INDEX_32I, CUSPARSE_INDEX_BASE_ONE, CUDA_R_32F)
#endif
```

```
#ifndef CUSPARSE CSR
   CUSPARSE ERR(cusparseSpMV bufferSize(
       handle, CUSPARSE OPERATION NON TRANSPOSE,
       &alpha, sp_mtx, dn_x, &beta, dn_y, CUDA_R_32F,
       CUSPARSE COOMV_ALG, &buffer_size));
#else
   CUSPARSE_ERR(dusparseSpMV_bufferSize(
       handle, CUSPARSE_OPERATION_NON_TRANSPOSE,
       &alpha, sp_mtx, dn_x, &beta, dn_y, CUDA_R_32F,
       CUSPARSE CSRMV_ALG1, &buffer_size));
#endif
```

5.3 CSR SpMV using cuSPARSE

COO Format

Size	NZ	Results
10 × 10	20	#### SpMV cuSPARSE #### 54.0 19.0 69.0 16.0 0.0 20.0 81.0 4 Elapsed: 1.662912ms
1,024 × 1,024	209,715	#### SpMV cuSPARSE #### 3863.0 4304.0 3885.0 4104.0 4397.0 4144.0 4258.0 394 Elapsed: 0.764832ms
2,048 × 2,048	838,861	#### SpMV cuSPARSE #### 8420.0 8389.0 8610.0 8372.0 7960.0 8477.0 8335.0 822 Elapsed: 1.159168ms
4,096 × 4,096	3,355,443	#### SpMV cuSPARSE #### 16131.016173.015452.016370.016310.016330.015371.01599 Elapsed: 3.285856ms

5.3 CSR SpMV using cuSPARSE

CSR Format

Size	NZ	Results
10 × 10	20	#### SpMV cuSPARSE #### 54.0 19.0 69.0 16.0 0.0 20.0 81.0 4 Elapsed: 1.171840ms
1,024 × 1,024	209,715	#### SpMV cuSPARSE #### 3863.0 4304.0 3885.0 4104.0 4397.0 4144.0 4258.0 394 Elapsed: 2.630560ms
2,048 × 2,048	838,861	#### SpMV cuSPARSE #### 8420.0 8389.0 8610.0 8372.0 7960.0 8477.0 8335.0 823 Elapsed: 4.398400ms
4,096 × 4,096	3,355,443	

5.4 CSR SpMV using Kernel

• Straightforward method: One thread per row.

Steinberger, M., Derlery, A., Zayer, R., & Seidel, H. P. (2016, September). How naive is naive SpMV on the GPU?. In *2016 IEEE High Performance Extreme Computing Conference (HPEC)* (pp. 1-8). IEEE.

```
__global__ void ker_csr_spmv_scalar(
    const int* argJR, const int* argJC, const float* argAA,
    const float* arg_x, float* arg_y) {
    int idx = blockDim.x * blockIdx.x + threadIdx.x;
    float sum = 0;

    for (int i = argJR[idx] - 1; i < argJR[idx + 1] - 1; i++)
        sum += (argAA[i] * arg_x[argJC[i] - 1]);

    arg_y[idx] += sum;
};</pre>
```

5.4 CSR SpMV using Kernel

• Straightforward method: Thread per row

- Poor memory coalescing occurs.
- Unaligned memory access.

5.4 CSR SpMV using Kernel

ker_csr_spmv_scalar

Size	NZ	Results
10 × 10	20	#### SpMV Kernel #### 54.0 19.0 69.0 16.0 0.0 20.0 81.0 4 Elapsed: 0.436640ms
1,024 × 1,024	209,715	#### SpMV Kernel #### 3863.0 4304.0 3885.0 4104.0 4397.0 4144.0 4258.0 394 Elapsed: 2.067520ms
2,048 × 2,048	838,861	#### SpMV Kernel #### 8420.0 8389.0 8610.0 8372.0 7960.0 8477.0 8335.0 822 Elapsed: 4.994240ms
4,096 × 4,096	3,355,443	#### SpMV Kernel #### 16131.016173.015452.016370.016310.016330.015371.0159 Elapsed: 36.507584ms


5.4 CSR SpMV using Kernel

Another method: One warp per row.

• Total threads : $32 \times row$

• Stride: 32

```
global void ker csr spmv vector(
   const int* argJR, const int* argJC, const float* argAA,
   const float* arg x, float* arg y) {
   int tid= blockDim.x * blockIdx.x + threadIdx.x;
   int wid= tid / 32;
   int lidx= tid & 31;
   float sum= 0;
   for (int i = argJR[wid] - 1 + lidx; i < argJR[wid + 1] - 1; i += 32)</pre>
       sum += argAA[i] * arg x[argJC[i] - 1];
   for (int i = 16; i > 0; i /= 2)
       sum += shfl down sync(0xFFFFFFFF, sum, i);
   if (lidx == 0) arg_y[wid] = sum;
};
```



- The <u>data exchange is performed</u>
 <u>between registers</u>, and more efficient
 than going through shared memory.
- For a thread at lane x in the warp, the function gets the value of the val variable from the thread at lane x+offset of the same warp.
- Available over SM 3.0
- __shfl_down_sync(FULL_MASK, val, offset)

```
device void segmented reduction(
      const int lane, const int * rows, float * vals) {
      // segmented reduction in shared memory
   if( lane >= 1 && rows[threadIdx.x] == rows[threadIdx.x - 1] )
      vals[threadIdx.x] += vals[threadIdx.x - 1];
   if( lane >= 2 && rows[threadIdx.x] == rows[threadIdx.x - 2] )
      vals[threadIdx.x] += vals[threadIdx.x - 2];
   if( lane >= 4 && rows[threadIdx.x] == rows[threadIdx.x - 4] )
      vals[threadIdx.x] += vals[threadIdx.x - 4];
   if( lane >= 8 && rows[threadIdx.x] == rows[threadIdx.x - 8] )
      vals[threadIdx.x] += vals[threadIdx.x - 8];
   if( lane >= 16 && rows[threadIdx.x] == rows[threadIdx.x - 16] )
      vals[threadIdx.x] += vals[threadIdx.x - 16];
```

5.4 CSR SpMV using Kernel

ker_csr_spmv_vector

Size	NZ	Results
10 × 10	20	#### SpMV Kernel #### 54.0 19.0 69.0 16.0 0.0 20.0 81.0 4 Elapsed: 0.864608ms
1,024 × 1,024	209,715	#### SpMV Kernel #### 3863.0 4304.0 3885.0 4104.0 4397.0 4144.0 4258.0 390 Elapsed: 1.871584ms
2,048 × 2,048	838,861	#### SpMV Kernel #### 8420.0 8389.0 8610.0 8372.0 7960.0 8477.0 8335.0 823 Elapsed: 4.539072ms
4,096 × 4,096	3,355,443	#### SpMV Kernel #### 16131.016173.015452.016370.016310.016330.015371.0159 Elapsed: 14.825664ms