

**XCOMM Microblaze API**

**Revision history**

|  |  |  |  |
| --- | --- | --- | --- |
| **Date** | **Rev** | **Author** | **Description** |
| 06.06.2012 | 0.1 | Andrei Cozma, Dragos Bogdan | Document creation |
| 08.06.2012 | 0.2 | Andrei Cozma, Dragos Bogdan | Updated the drivers interfaces to match Linux implementation. |
| 28.06.20102 | 0.3 | Andrei Cozma | Updated the AD9548 driver interface description. |
| 02.07.2010 | 0.4 | Andrei Cozma | Added interface functions to set the ADC test mode and sampling rate. |

1. **Introduction**

This document describes the software drivers stack used with a Microblaze processor to communicate with the Analog Devices XCOMM board. It presents the general drivers architecture and gives a complete description of all the components in the drivers stack.

1. **Architecture**

Fig. 1 presents the system’s architecture.



Fig.1 XCOMM Drivers Stack

The XCOMM drivers stack is structured on three layers:

* ***PIC Communication Abstractization Layer*** – this layer implements all the functions need to communicate on I2C with the PIC located on the XCOMM board. Its purpose is to translate the SPI calls coming from the drivers in PIC I2C commands.
* ***Drivers Layer*** – this layer contains the drivers for all the parts on the XCOMM board. Each driver defines all the registers for a specific part and implements the functions needed to control the operation of that part.
* ***XCOMM API*** – here are implemented all the high level functions required to control the XCOMM board. This layer hides the implementation details of the actual drivers and provides a convenient way to work with the XCOMM board.

1. **Drivers description**

This section describes the interface functions provided by all the drivers in the system.

* 1. **XCOMM API**
* int ***XCOMM\_Init***(void) – initializes the XCOMM board. Returns 0 in case of success or negative error code.
* long long ***XCOMM\_SetFrequencyTx***(long long *frequency*) – sets the Tx frequency. It receives as parameter the desired Tx frequency in Hz and returns the actual set frequency.
* long long ***XCOMM\_SetFrequencyRx***(long long *frequency*) – sets the Rx frequency. It receives as parameter the desired Rx frequency in Hz and returns the actual set frequency.
* float ***XCOMM\_SetGain***(float *gain*) – sets the VGA gain as specified by the *gain* parameter expressed in dB. Returns the actual set gain.
* int ***XCOMM\_SetAdcTestMode***(int mode) - sets the test mode of the ADC as specified by the *mode* parameter. Returns the set test mode or negative error code.
* long ***XCOMM\_SetAdcSamplingRate***(long rate) - Sets the sampling rate of the ADC. Returns negative error code or the actual ADC sampling rate in samples/second.
  1. **AD9548 Driver**
* int32\_t ***AD9548\_setup***() – Initializes the AD9548. Returns negative error code or 0 in case of success.
* int64\_t ***AD9548\_out\_altvoltage0\_frequency***(int64\_t Hz) – Sets the output frequency for output channel 1. Receives as parameter the output frequency in Hz and returns negative error code or the actual frequency.
* int64\_t ***AD9548\_out\_altvoltage1\_frequency***(int64\_t Hz) - Sets the output frequency for output channel 2. Receives as parameter the output frequency in Hz and returns negative error code or the actual frequency.
* int64\_t ***AD9548\_out\_altvoltage2\_frequency***(int64\_t Hz) - Sets the output frequency for output channel 2. Receives as parameter the output frequency in Hz and returns negative error code or the actual frequency.
* int64\_t ***AD9548\_out\_altvoltage3\_frequency***(int64\_t Hz) - Sets the output frequency for output channel 3. Receives as parameter the output frequency in Hz and returns negative error code or the actual frequency.
* int32\_t ***AD9548\_sync\_dividers***() - Triggers the clock distribution synchronization functionality.
* int32\_t ***AD9548\_calibrate\_sys\_clk***() - Triggers system clock calibration.
* int32\_t ***AD9548\_reset\_sans\_reg\_map***(int32\_t en) - Reset internal hardware but retain programmed register values
* int32\_t ***AD9548\_sys\_clk\_pwd***(int32\_t en) - Sets the SYS CLK power mode.
* int32\_t ***AD9548\_reference\_pwd***(int32\_t en) - Sets the reference power mode
* int32\_t ***AD9548\_tdc\_pwd***(int32\_t en) - Sets the TDC power mode
* int32\_t ***AD9548\_dac\_pwd***(int32\_t en) - Sets the DAC power mode
* int32\_t ***AD9548\_dist\_pwd***(int32\_t en) - Sets the distribution power mode
* int32\_t ***AD9548\_full\_pwd***(int32\_t en) - Sets the full power mode
* int32\_t ***AD9548\_sys\_clk\_stable***() - Returns the stability status of the SYS CLK
* int32\_t ***AD9548\_sys\_clk\_pll\_locked***() - Returns the PLL lock status
* int32\_t ***AD9548\_dpll\_phase\_locked***() - Returns the DPLL phase lock status
* int32\_t ***AD9548\_dpll\_frequency\_locked***() - Returns the DPLL frequency lock status
* int32\_t ***AD9548\_refa\_state***() - Returns the REFA state
* int32\_t ***AD9548\_refaa\_state***() - Returns the REFAA state
* int32\_t ***AD9548\_refb\_state***() - Returns the REFB state
* int32\_t ***AD9548\_refbb\_state***() - Returns the REFBB state
* int32\_t ***AD9548\_refc\_state***() - Returns the REFC state
* int32\_t **AD9548\_refcc\_state**() - Returns the REFCC state
* int32\_t ***AD9548\_refd\_state***() - Returns the REFD state
* int32\_t ***AD9548\_refdd\_state***() - Returns the REFDD state
  1. **AD9523-1 Driver**
* int32\_t ***AD9523\_setup***() - Initializes the AD9523. Returns negative error code or 0 in case of success.
* int64\_t ***AD9523\_out\_altvoltage0\_ZD\_OUTPUT\_frequency***(int64\_t Hz) – Sets the output frequency for channel 0. Returns negative error code, or the actual frequency in Hz.
* int64\_t ***AD9523\_out\_altvoltage0\_ZD\_OUTPUT\_phase***(int64\_t rad) - Sets the phase for channel 0. Returns negative error code, or the actual phase in rad.
* int64\_t ***AD9523\_out\_altvoltage0\_ZD\_OUTPUT\_raw***(int64\_t raw\_data) - Writing '0' powers down channel 0, while writing any value > 0 enables the channel. Returns the channel power status.
* int64\_t ***AD9523\_out\_altvoltage1\_DAC\_CLK\_frequency***(int64\_t Hz)
* int64\_t ***AD9523\_out\_altvoltage1\_DAC\_CLK\_phase***(int64\_t rad)
* int64\_t ***AD9523\_out\_altvoltage1\_DAC\_CLK\_raw***(int64\_t raw\_data)
* int64\_t ***AD9523\_out\_altvoltage2\_ADC\_CLK\_frequency***(int64\_t Hz)
* int64\_t ***AD9523\_out\_altvoltage2\_ADC\_CLK\_phase***(int64\_t rad)
* int64\_t ***AD9523\_out\_altvoltage2\_ADC\_CLK\_raw***(int64\_t raw\_data)
* int64\_t ***AD9523\_out\_altvoltage4\_DAC\_REF\_CLK\_frequency***(int64\_t Hz)
* int64\_t ***AD9523\_out\_altvoltage4\_DAC\_REF\_CLK\_phase***(int64\_t rad)
* int64\_t ***AD9523\_out\_altvoltage4\_DAC\_REF\_CLK\_raw***(int64\_t raw\_data)
* int64\_t ***AD9523\_out\_altvoltage5\_TX\_LO\_REF\_CLK\_frequency***(int64\_t Hz)
* int64\_t ***AD9523\_out\_altvoltage5\_TX\_LO\_REF\_CLK\_phase***(int64\_t rad)
* int64\_t ***AD9523\_out\_altvoltage5\_TX\_LO\_REF\_CLK\_raw***(int64\_t raw\_data)
* int64\_t ***AD9523\_out\_altvoltage6\_DAC\_DCO\_CLK\_frequency***(int64\_t Hz)
* int64\_t ***AD9523\_out\_altvoltage6\_DAC\_DCO\_CLK\_phase***(int64\_t rad)
* int64\_t ***AD9523\_out\_altvoltage6\_DAC\_DCO\_CLK\_raw***(int64\_t raw\_data)
* int64\_t ***AD9523\_out\_altvoltage8\_ADC\_SYNC\_CLK\_frequency***(int64\_t Hz)
* int64\_t ***AD9523\_out\_altvoltage8\_ADC\_SYNC\_CLK\_phase***(int64\_t rad)
* int64\_t ***AD9523\_out\_altvoltage8\_ADC\_SYNC\_CLK\_raw***(int64\_t raw\_data)
* int64\_t ***AD9523\_out\_altvoltage9\_RX\_LO\_REF\_CLK\_frequency***(int64\_t Hz)
* int64\_t ***AD9523\_out\_altvoltage9\_RX\_LO\_REF\_CLK\_phase***(int64\_t rad)
* int64\_t ***AD9523\_out\_altvoltage9\_RX\_LO\_REF\_CLK\_raw***(int64\_t raw\_data)
* int32\_t ***AD9523\_pll1\_locked***() – Returns the PLL1 lock status.
* int32\_t ***AD9523\_*** ***pll2\_feedback\_clk\_present*** () – Returns the PLL2 feedback clock status.
* int32\_t ***AD9523\_*** ***pll2\_locked*** () – Returns the PLL1 lock status.
* int32\_t ***AD9523\_*** ***pll2\_reference\_clk\_present*** () – Returns the PLL2 reference clock status.
* int32\_t ***AD9523\_pll1\_reference\_clk\_a\_present*** () – Returns the reference A status.
* int32\_t ***AD9523\_pll1\_reference\_clk\_b\_present*** () – Returns the reference B status.
* int32\_t ***AD9523\_*** ***pll1\_reference\_clk\_test\_present*** () – Returns the reference test status.
* int32\_t ***AD9523\_vcxo\_clk\_present*** () – Returns the VCXO status.
* int32\_t ***AD9523\_store\_eeprom***() – Stores the current device configuration into on-chip EEPROM.
* int32\_t ***AD9523\_sync\_dividers***() - triggers the clock distribution synchronization functionality. All dividers are reset and the channels start with their predefined phase offsets (out\_altvoltageY\_phase). Writing this file has the effect as driving the external /SYNC pin low.
  1. **ADF4351 Driver**
* int32\_t ***ADF4351\_setup***() - Initializes the ADF4351. Returns negative error code or 0 in case of success.
* int64\_t ***ADF4351\_out\_altvoltage0\_frequency***(int64\_t Hz) - Stores PLL 0 frequency in Hz. Returns the actual frequency in Hz or -EBUSY if the PLL is unlocked.
* int32\_t ***ADF4351\_out\_altvoltage0\_frequency\_resolution***(int32\_t Hz) - Stores PLL 0 frequency resolution/channel spacing in Hz. Returns the current set resolution.
* int64\_t ***ADF4351\_out\_altvoltage0\_refin\_frequency***(int64\_t Hz) - Sets PLL 0 REFin frequency in Hz.
* int32\_t ***ADF4351\_out\_altvoltage0\_powerdown***(int32\_t pwd) – Powers down the PLL. Retursn the PLL’s power status.
  1. **AD9643 Driver**
* int32\_t ***AD9643\_setup***() – Initializes the AD9643. Returns negative error code or 0 in case of success.
* int32\_t ***AD9643\_ext\_pwd\_pin\_fnc***(int32\_t fnc) – Configures the external power-down pin function: 0 – power-down; 1 – standby. Returns the value set for the power-down pin function.
* int32\_t ***AD9643\_pwd\_mode***(int32\_t mode) - Configures the power mode: 00 – normal operation; 01 – full power-down; 10 – standby; 11 – reserved. Returns the set power mode.
* int32\_t ***AD9643\_clock\_duty\_cycle\_stabilizer***(int32\_t en) – Enables (0) or disables (1) the duty cycle stabilizer. Returns the status of the duty cycle stabilizer.
* int32\_t ***AD9643\_clock\_divide\_ratio***(int32\_t ratio) - Configures the input clock divide ratio and returns the set divide ratio.
* int32\_t ***AD9643\_clock\_phase\_adj***(int32\_t adj) – Configures the phase adjustment in clock cycles delay and returns the set phase adjustment.
* int32\_t ***AD9643\_offset\_adj***(int32\_t adj) - Sets the offset adjustment. The *adj* parameter contains the offset adjust value in LSBs from +31 to −32. Returns the set offset adjustment.
* int32\_t ***AD9643\_output\_enable***(int32\_t en) - Enables (1) or disables (0) the data output. Returns output enable state.
* int32\_t ***AD9643\_output\_invert***(int32\_t invert) - Activates the normal (1) or inverted output mode. Returns the set output mode.
* int32\_t ***AD9643\_output\_format***(int32\_t format) - Specifies the output format: 00 – offset binary; 01 – twos complement; 10 – gray code; 11 – reserved. Returns the set output format.
* int32\_t ***AD9643\_output\_current\_adj***(int32\_t adj) - Sets the output current adjustment. Returns the set current adjustment.
* int32\_t ***AD9643\_dco\_clock\_invert***(int32\_t invert) - Activates the normal (0) or inverted (1) DCO clock. Returns the DCO clock inversion status.
* int32\_t ***AD9643\_dco\_clock\_mode***(int32\_t mode) - Enables (0) or disables (1) the even/odd mode output. Returns the set clock mode.
* int32\_t ***AD9643\_dco\_output\_delay\_en***(int32\_t en) - Enables (1) or disables (0) the DCO clock delay. Returns the set output delay status.
* int32\_t ***AD9643\_dco\_output\_clock\_delay***(int32\_t delay) – Configures the clock delay setting. Returns the set clock delay.
* int32\_t ***AD9643\_input\_span***(int32\_t span) - Configures the full-scale input voltage selection. Returns the set input voltage selection.

* 1. **AD8366 Driver**
* float ***AD8366\_out\_voltage0\_hardwaregain***(int32\_t gain\_dB) - Sets the channel A gain in dB. Returns the actual set gain in dB.
* float ***AD8366\_out\_voltage1\_hardwaregain***(int32\_t gain\_dB) - Sets the channel B gain in dB. Returns the actual set gain in dB.
  1. **AD9122 Driver**
* int32\_t ***AD9122\_setup***() – Initializes the AD9643. Returns negative error code or 0 in case of success.
* int32\_t ***AD9122\_reset***(void) – Resets the device.
* int32\_t ***AD9122\_powerdown\_I\_DAC***(int32\_t pd) – Sets the power state of the I DAC. Returns the set power state.
* int32\_t ***AD9122\_powerdown\_Q\_DAC***(int32\_t pd) - Sets the power state of the Q DAC. Returns the set power state.
* int32\_t ***AD9122\_powerdown\_DATA\_REC***(int32\_t pd) - Sets the power state of the data receiver. Returns the set power state.
* int32\_t ***AD9122\_powerdown\_AUX\_DAC***(int32\_t pd) - Sets the power state of the aux DAC. Returns the set power state.
* int32\_t ***AD9122\_duty\_correction\_DACCLK*** (int32\_t en) - Enables (1) or disables (0) the DACCLK duty correction. Returns duty correction state.
* int32\_t ***AD9122\_duty\_correction \_REFCLK*** (int32\_t en) - Enables (1) or disables (0) the REFCLK duty correction. Returns duty correction state.
* int32\_t ***AD9122\_cross\_correction\_DACCLK*** (int32\_t en) - Enables (1) or disables (0) the DACCLK cross correction. Returns cross correction state.
* int32\_t ***AD9122\_cross correction \_REFCLK*** (int32\_t en) - Enables (1) or disables (0) the REFCLK cross correction. Returns cross correction state.
* int32\_t ***AD9122\_pll\_enable***(int32\_t en) - Enables (1) or disables (0) the PLL. Returns the enable PLL state.
* int32\_t ***AD9122\_pll\_manual\_enable***(int32\_t en) - Enables (1) or disables (0) the manual selection of the PLL band. Returns the manual enable PLL state.
* int32\_t ***AD9122\_sync\_enable***(int32\_t en) - Enables (1) or disables (0) the synchronization logic. Returns the enable synchronization logic state.
* int32\_t ***AD9122\_fs\_adj\_I\_DAC***(int32\_t fs\_adj) - Sets the full-scale current for I DAC. Returns the set full-scale current.
* int32\_t ***AD9122\_fs\_adj\_Q\_DACJ***(int32\_t fs\_adj) - Sets the full-scale current for Q DAC. Returns the set full-scale current.
* int32\_t ***AD9122\_offset\_I\_DAC***(int32\_t offset) - Sets the offset of the I DAC. The *offset* parameter represents the value that is added directly to the samples written to the I DAC. Returns the set offset.
* int32\_t ***AD9122\_offset\_Q\_DAC***(int32\_t offset) - Sets the offset of the I DAC. The *offset* parameter represents the value that is added directly to the samples written to the I DAC. Returns the set offset.
* int32\_t ***AD9122\_status\_pll\_lock***() – Returns the status of the PLL lock.
* int32\_t ***AD9122\_status\_sync\_lock***() – Returns the status of the sync lock.
* int32\_t ***AD9122\_status\_fifo\_warn1***() – Returns the FIFO warning 1 status.
* int32\_t ***AD9122\_status\_fifo\_warn2***() – Returns the FIFO warning 2 status.
  1. **PIC Communication Abstractization**
* u32 ***SPI\_Read***(u32 *spiSel*, u32 *regAddr*) - Reads data from the selected device. The *spiSel* parameter specifies the SPI CS number and the *regAddr* parameter contains the address of the register to be read. The functions returns the data read from the device.
* void ***SPI\_Write***(u32 *spiSel*, u32 *regAddr*, u32 *data*) - Writes data to the selected device. The *spiSel* parameter specifies the SPI CS number and the *regAddr* parameter contains the address of the register to be written. The write date is stored in the *data* parameter.