

University of Balamand


Embedded Project

By: Michel Sfeir & Rodolph Khlat

Presented to

Dr. Rafic Ayoubi

The final report for the CPEN 313: Computer Embedded Systems Faculty of Engineering



This is the highest-level schematic file, it connects all the components we built together. It represents a 4-stage Pipelined Processor based on a reduced MIPS instruction set. It includes a forwarding unit, control unit, and can do instructions such as add, sub, addi, andi, lw, sw, jump...

Stages Division:

- 1-Instruction Fetch
- 2-Instruction Decode
- 3-Execute/Memory Access
- 4-Write Back

Part 1:

The components in this part are: The Program Counter, and the Instruction Memory

Program Counter:

The Program Counter normally counts up by 1 every cycle (instruction memory is instruction addressable). However, it can also do jump or branch (bez or bnez) or jalr or jr.

```
2
 3
 4
 5
               output logic [7:0] q);
 6
7
     always_ff@(posedge clk)
 8
 9
     if (rst)
        q <= 8'b0000000;
10
     else if (j)
11
12
        q <= jumpAddress;</pre>
13
     else if
            (jr)
            jrAddress;
(bra)
14
        q <=
15
     else if
        q <= BranchAddress;
16
     else if (jalr)
q <= jalrAddress;
17
18
19
     else
20
        q \ll address + 1'b1;
21
22
     endmodule
```

As for the <u>instruction memory</u>, we have also designed our own version of it. All it needs is one input, which is the instruction address which it gets from the program counter, and it outputs the 16-bit instruction like so:

```
☐ module InstructionMemoryManual(input logic [7:0] address,
                                    input clk, init,
output logic [15:0]q);
 2
3
4
 5
         integer i;
 6
7
         reg [255:0] outputInst[15:0];
 8
         always_ff@(posedge clk)
 9
      ⊟begin
10
11
12
             if (init)
13
14
      Ė
             begin
             outputInst[0] <= 16'b1001011011000000;
outputInst[1] <= 16'b1001011011000000;</pre>
15
16
17
             outputInst[2] <= 16'b1100100000000110;
18
             outputInst[3] <= 16'b1001011011000000;
19
             outputInst[4] <= 16'b01000111111100011;
                           [5] <= 16'b01000111111100011;
[6] <= 16'b01000111111100011;
[7] <= 16'b0100011011000011;
20
             outputInst[
21
             outputInst[
22
             outputInst
             outputInst[8] <= 16'b10010111111100000;
23
24
             outputInst[9] <= 16'b0000011111000100;
25
             outputInst[10] <= 16'b0101000101001110;
            outputInst[11] <= 16'b0000001000101100;
outputInst[12] <= 16'b0000011111001100;
outputInst[13] <= 16'b1100110100001101;
26
27
28
29
             end
30
31
         end
32
33
         always_comb
34
      ⊟begin
35
        q = outputInst[address];
        end
36
37
38
         endmodule
39
40
```

As we can see, the instruction memory includes the set of instructions which constitute the program itself. We can set it to be whatever we want. In this case, we have chosen a simple program that demonstrates most of the capabilities of our processor. The instructions above in assembly language translate to:

```
lw $6 $6
                               $6 = 7
   lw $6 $6
                               $6 = 7
 3
   lw $6 $6
5
   addi $7 $7 3
6
   addi $7 $7 3
   addi $7 $7 3
                               $7 = 3
8
   addi $6 $6 3
                               $6 = 10
9
   lw $7 $7
                               $7 = 7
   add $1 $7 $6
                            // $1 = 17 = 10001
10
11
   andi $2 $1 01110
                               $2 = 00000
12
   add $6 $2 $1
                               goal is to see $1 and 2 as RS and RT
13
   add $6 $6 $7
                            // same reasoning
14
                            // infinite loop to end the program
```

This program demonstrates the use of the jump instruction in 2 ways, use of the ALU to do different operations, access to the data memory, and the use of forwarding.

Intermediary Part: IF/ID Pipeline Register

This register takes the instruction and breaks it up into its constituent parts so that it is easier to use in the next stages. It also carries over PC+1 value for use in jalr.

```
⊡module IF_ID_Reg (input logic [15:0]Instruction,
input logic [7:0]PCp1in,
input logic c]k, rst,
  123456789
                                                              [4:0]opcode,
[7:0]PCp1out,
[2:0]rs,
[2:0]rt,
[2:0]rd,
[7:0]jaddr,
[4:0]imm5);
                                      output
                                                   logic
                                      output
                                                   logic
                                                   logic
                                      output
                                      output
                                                    logic
                                                   logic
logic
                                      output
                                      output
                                      output logic
10
11
            logic [23:0] d;
logic [23:0] q;
12
13
14
15
             always_comb
         □begin
|d = {Instruction, PCp1in};
16
17
            end
18
19
20
21
22
23
            always_ff@(posedge clk)
         ⊟begin
|if (rst)
24
25
                  q \ll 0;
            else
26
27
28
29
                  q <= d;
            end
            always_comb
30
         ⊟begin
31
32
33
           opcode = q[23:19];
rs = q[18:16];
rt = q[15:13];
rd = q[12:10];
imm5 = q[12:8];
jaddr = q[15:8];
PCplout = q[7:0];
34
35
36
37
38
39
40
            endmodule
41
```

Part 2:

The components in this part are: The Register File, the sign extension unit, the branch detection unit, the control unit, and several multiplexers. The design of the two-to-one and three-to-one muxes is assumed to be trivial and so won't be discussed here.

Register File:

```
2

☐ module RegisterFile(input logic [2:0]RR1,

                                  input logic [2:0]RR2,
input logic [2:0]WR,
input logic [7:0]WD,
 3
 4
 5
                                  input clk,
 6
7
                                  input logic RegWr
                                  output logic [7:0]RD1,
output logic [7:0]RD2);
 8
 9
10
        reg [7:0] outputRegister[7:0];
11
12
        always_ff@(posedge clk)
13
      ⊟begin
14
15
16
            if (RegWr & WR)
17
18
            begin
      ⊟
19
            outputRegister[WR] <= WD;
20
21
22
        end
23
24
25
        always_comb
      ⊟begin
26
27
        RD1 = outputRegister[RR1];
        RD2 = outputRegister[RR2];
28
29
30
        endmodule
```


It consists of 8, 8-bit registers. It has two read ports and one write port. Before writing it asserts that WR != 0, so that Register 0 is never written to. Having a register whose value is always 0 can be useful in software.

Sign Extension Unit:

```
☐ module SignExtensionUnit(input [4:0] imm,
                                  input sign,
 234567
                                  output [7:0]immEx);
      always
     ⊟begin
 8
       if(sign)
 9
      immEx = { imm[4],imm[4],imm[4],imm[4],imm[3],imm[2],imm[1],imm[0]};
10
      immEx = { 1'b0, 1'b0, 1'b0, imm[4], imm[3], imm[2], imm[1], imm[0]};
11
12
      end
13
       endmodule
14
```

Simply takes the 5-bit immediate given in I-format and extends it to an 8-bit immediate so that it fits with the rest of the datapath.

Branch Detection:




Outputs a 1 if and only if: The register being read in RS is 0 and the control unit has asserted BEZ or the register being read is not 0 and the control unit has asserted BNEZ.

Control Unit:

The control unit matches opcodes to instructions and generates control signals accordingly. Importantly, these are the opcodes it detects:

```
R-Format
 2
   00000 -> add
                       00100 -> xor
 3
   00001 -> sub
                       00101 -> slt
 4
   00010 -> and
                       00110 -> sltu
 5
   00011 -> or
                       00111 -> unused
 6
7
   I-Format
8
   01000 -> addi
                       01110 -> sltiu
9
   01010 -> andi
                       10000 -> bez
10
   01011 -> ori
                       10001 -> bnez
11
                       10010 ->
   01100 -> xori
                                lw
12
   01101 -> slti
                       10011 -> sw
13
14
   C-Format
15
   11001 -> jump
16
   |11010 -> jalr
17
   11100
```



Intermediary Part 2: ID/EXMEM Pipeline Register

A register to pass on all the control signals that weren't consumed in the previous stage, as well as RS/RT/RD and Jump Address and PC+1 for JALR

Part 3:

The important components for this part are the ALU and the Data Memory (we also used a couple of multiplexers)

ALU:

We used the ALU designed in Logic 1, repurposed so that it does not have to do shifting operations.

```
Dmodule ALU(input logic [7:0]a,
input logic [7:0]b,
input logic [1:0]s,
input logic [1:0]ctrl,
output logic [7:0]y,
output logic cout, ovfs, zero);
     1234567
   // ALU
// 00 --- AND
// 01 --- OR
// 10 --- XOR
// 11 --- depends on [1:0] ctrl
///// 00 -- Does addition
///// 01 -- Set Less Than
///// 11 -- Set Less Than Unsigned
///// 11 -- Subtraction
// 100 --- Shifts depending on [1:0] shiftCtrl
///// 00 -- SRA
///// 10 -- SRL
//// The rest are unused inputs
                  // signals to be used for the adder
logic [7:0]bin;
logic [8:0]out;
logic ovfuns;
logic [7:0]yb;
                  // Signals to be used for the shifer
logic [7:0] in;
logic sighit;
logic [7:0] yshifted;
                 // Does addition (a + b + 0) if Ctrl is 00, subtraction otherwise
// If ctrl is 01 or 10, it does subtraction and uses it to figure out SLT and SLTU
assign bin = (~ctrl[0] && ~ctrl[1]) ? b : (~b+00000001);
// Does sign extension in all cases except if trying to figure out SLTU
assign out = {(ctrl == 2'b10) ? 1'b0 : a[7],a} + {(ctrl == 2'b10) ? 1'b0 :bin[7],bin[7:0]};
                  // Detecting overflow, to be used for the SLTs assign ovfuns = ~out[8]; assign ovfs = (~a[7] & ~bin[7] & out[7]) | (a[7] & bin[7] & ~out[7]);
             always_comb
⊟begin
⊟case(ctrl)
                           (ctrl)
2'b00: {cout,yb} = out[8:0]; // addition, keeps cout
2'b01: {cout,yb} = {7'b0, out[7]^ovfs}; // SLT
2'b10: {cout,yb} = {7'b0, ovfuns}; // SLTU
2'b11: {cout,yb} = out[8:0]; // Subtraction
default: {cout,yb} = {8'b0};
   83
                        always_comb
   85
86
                   □begin
   87
                        //Collecting the answers in an 8-1 mux
   88
   89
                   icase (s)
                      3 case (s)
3 boo: y = a & b;
3 boo: y = a | b;
3 boo: y = a | b;
3 boo: y = a | b;
3 boo: y = yshifted;
// Unused inputs
//3 boo: y = yshifted;
// default:
   90
91
   92
   93
94
95
   96
                        default:
   97
   98
99
                   ⊟begin
                        y = 8'b000;
                        cout = 0;
100
101
                        ovfs = 0;
102
                       -end
                      -endcase
103
                        zero = \sim (|y); // NOR gate detects if the output is 0
104
105
                        endmodule
106
107
```

Data Memory:

```
□module DataMemoryManual(input logic [7:0]address,
1
2
3
4
5
6
7
8
9
                                 input logic [7:0]data,
                                 input clk, init,
input logic Wren,
                                 output logic [7:0]q);
        integer i;
reg [7:0] outputRegister[7:0];
        always_ff@(posedge clk)
11
      ⊟begin
12
13
            if (init)
14
15
      begin
           outputRegister[0] <= 8'b00000111;
outputRegister[1] <= 8'b00000111;</pre>
16
17
                                  <= 8'
18
           outputRegister
                                        b00000111;
           outputRegister[3]
                                  <= 8'b00000111;
19
           outputRegister[4]
                                  <= 8'b00000111:
20
           outputRegister[5]
outputRegister[6]
21
                                  <= 8'b00000111;
22
23
24
                                  <= 8'b00000111;
           outputRegister[7]
                                  <= 8'b00000111;
25
26
27
           else if (Wren)
28
29
      begin
30
           outputRegister[address] <= data;
31
            end
32
33
        end
34
35
        always_comb
36
      ⊟begin
37
       q = outputRegister[address];
38
39
        endmodule
```

Similar to the Instruction Memory, it has only one read port and one write port and uses the same address for both since we will never need to read and write from memory at the same time. At program start it is initialized with whatever values we define here. In this case for the purposes of demonstration I have filled the first 8 registers with the value of 7.


Intermediary Part 3: EXMEM/WB Pipeline Register

Very few signals still need to be passed on to the last stage. In particular, we need the value to be written back in the register file, its address, and WriteEnable signal to determine whether we want to write anything at all. If Jalr is asserted, we may also need to write PC + 1 in RS so we carry those 3 signals also

```
□|module EX_MEM_WB_Reg (input logic [7:0] inputtt,
input logic [2:0] rt_or_rd,
input logic [2:0] RSF,
 123456789
                                input logic regWr,
                                input clk,
                                input logic [7:0] PCP1WB,
input logic jalrFINAL,
output logic [7:0] outputtt,
output logic [2:0] rt_or_rdo,
output logic [2:0] RSFO,
10
                                output logic regwro,
output logic [7:0] PCP1WBO,
output logic jalrFINALO);
11
12
13
14
          logic [23:0] d;
logic [23:0] q;
15
16
17
18
          always_comb
19
        ⊟begin
          d = \{jalrFINAL, RSF[2:0], PCP1WB[7:0], regWr, inputtt[7:0], rt_or_rd[2:0]\};
20
21
          end
22
23
24
          always_ff@(posedge clk)
        □begin
25
          q \ll d;
26
27
          end
28
29
          always_comb
        ⊟begin
30
          jalrFINALO = q[23];
RSFO = q[22:20];
31
32
          PCP1WBO = q[19:12];
33
34
          regWrO = q[11];
          outputtt = q[10:3];
rt_or_rd0 = q[2:0];
35
36
37
38
         end
39
          endmodule
```

Part 4:

There is no specific hardware for this part. We simply need a couple of multiplexers at the input of the register file to determine what, if anything, we are going to write in it.




Forwarding Unit:

In some cases our processor may need to forward data if it is needed in instructions faster than it can be written to the Register File itself. This forwarding unit takes inputs from different stages to determine whether this is necessary and outputs the signals that make forwarding happen

```
123456789
                                          [2:0]
[2:0]
[2:0]
                              input
                                    logic
                                                IF_ID_Rs,
                              input
                                    logic
                                                IF_ID_Rt
                              input logic Ex_MEM_WB_RegWr,
                              input logic [2:0] EX_MEM_WB_Rt_or_rd, output logic [1:0] FA, FB);
       always_comb
     □begin
10
11
12
13
14
15
       if (ID_EX_MEM_RegWr & ID_EX_MEM_Rt_or_rd & (ID_EX_MEM_Rt_or_rd == IF_ID_Rs))
      else if (EX_MEM_WB_RegWr & EX_MEM_WB_Rt_or_rd & (EX_MEM_WB_Rt_or_rd == IF_ID_Rs))
      FA = 2'b01;
      else
16
17
18
      FA = 2'b00;
       if (ID_EX_MEM_RegWr & ID_EX_MEM_Rt_or_rd & (ID_EX_MEM_Rt_or_rd == IF_ID_Rt))
19
      else if (EX_MEM_WB_RegWr & EX_MEM_WB_Rt_or_rd & (EX_MEM_WB_Rt_or_rd == IF_ID_Rt))
20
21
22
23
24
      FB = 2'b00;
      end
25
26
       endmodule
```

The forwarding unit outputs are used in this part of the program:



Finally, the simulation shows all of this working:

Remember the predictions from the Instruction Memory reading:

```
lw $6 $6
   lw $6 $6
 4
   lw $6 $6
 5
   addi $7 $7 3
   addi $7 $7 3
   addi $7 $7 3
                               $7 = 3
                                            Write 3, 10, and 7
   addi $6 $6 3
                               $6 = 10
 8
9
   lw $7 $7
                               $1 = 17 = 10001 Forwarding test
   add $1 $7 $6
10
11
   andi $2 $1 01110
                               $2 = 00000
12
   add $6 $2 $1
                            // goal is to see $1 and 2 as RS and RT
                                                            Check RS/RT
13
   add $6 $6 $7
                            // same reasoning
14
                            // infinite loop to end the program
```

We can see all of these in the simulation if we know where to look, thanks to all the inserted outputs:

