



University of Balamand

Embedded Project


By: Michel Sfeir & Rodolph Khlat

Presented to

Dr. Rafic Ayoubi

The final report for the CPEN 313: Computer Embedded Systems

Faculty of Engineering



This is the highest-level schematic file, it connects all the components we built together. It represents a 4-stage Pipelined Processor based on a reduced MIPS instruction set. It includes a forwarding unit, control unit, and can do instructions such as add, sub, addi, andi, lw, sw, jump...

Stages Division:

- 1-Instruction Fetch
- 2-Instruction Decode
- 3-Execute/Memory Access
- 4-Write Back

Part 1:

The components in this part are: The Program Counter, and the Instruction Memory

Program Counter:

The Program Counter normally counts up by 1 every cycle (instruction memory is instruction addressable). However, it can also do jump or branch (beq or bnez) or jalr or jr.

```

1  module PC (input [7:0] address,
2             input [7:0] jumpAddress, jrAddress, BranchAddress, jalrAddress,
3             input j, jr, bra, jalr,
4             input clk, rst,
5             output logic [7:0] q);
6
7     always_ff@(posedge clk)
8
9     if (rst)
10        q <= 8'b0000000;
11    else if (j)
12        q <= jumpAddress;
13    else if (jr)
14        q <= jrAddress;
15    else if (bra)
16        q <= BranchAddress;
17    else if (jalr)
18        q <= jalrAddress;
19    else
20        q <= address + 1'b1 ;
21
22 endmodule

```

As for the **instruction memory**, we have also designed our own version of it. All it needs is one input, which is the instruction address which it gets from the program counter, and it outputs the 16-bit instruction like so:

```

1  module InstructionMemoryManual(input logic [7:0]address,
2                                 input clk, init,
3                                 output logic [15:0]q);
4
5     integer i;
6     reg [255:0] outputInst[15:0];
7
8     always_ff@(posedge clk)
9     begin
10
11         if (init)
12
13         begin
14             outputInst[0] <= 16'b1001011011000000;
15             outputInst[1] <= 16'b1001011011000000;
16             outputInst[2] <= 16'b1100100000000110;
17             outputInst[3] <= 16'b1001011011000000;
18             outputInst[4] <= 16'b0100011111100011;
19             outputInst[5] <= 16'b0100011111100011;
20             outputInst[6] <= 16'b0100011111100011;
21             outputInst[7] <= 16'b0100011011000011;
22             outputInst[8] <= 16'b1001011111100000;
23             outputInst[9] <= 16'b0000011111000100;
24             outputInst[10] <= 16'b0101000101001110;
25             outputInst[11] <= 16'b0000001000101100;
26             outputInst[12] <= 16'b0000011111001100;
27             outputInst[13] <= 16'b1100110100001101;
28         end
29     end
30
31 end
32
33 always_comb
34 begin
35     q = outputInst[address];
36 end
37
38 endmodule
39
40

```

As we can see, the instruction memory includes the set of instructions which constitute the program itself. We can set it to be whatever we want. In this case, we have chosen a simple program that demonstrates most of the capabilities of our processor. The instructions above in assembly language translate to:

```

1  lw $6 $6          // $6 = 7
2  lw $6 $6          // $6 = 7
3  j 7               // ....
4  lw $6 $6          // ....
5  addi $7 $7 3      // ....
6  addi $7 $7 3      // ....
7  addi $7 $7 3      // $7 = 3
8  addi $6 $6 3      // $6 = 10
9  lw $7 $7          // $7 = 7
10 add $1 $7 $6       // $1 = 17 = 10001
11 andi $2 $1 01110   // $2 = 00000
12 add $6 $2 $1       // goal is to see $1 and 2 as RS and RT
13 add $6 $6 $7       // same reasoning
14 j 14              // infinite loop to end the program

```

This program demonstrates the use of the jump instruction in 2 ways, use of the ALU to do different operations, access to the data memory, and the use of forwarding.

Intermediary Part: IF/ID Pipeline Register

This register takes the instruction and breaks it into its constituent parts so that it is easier to use in the next stages. It also carries over PC+1 value for use in jalr.

```

1  module IF_ID_Reg (input logic [15:0] Instruction,
2                      input logic [7:0] PCp1in,
3                      input logic clk, rst,
4                      output logic [4:0] opcode,
5                      output logic [7:0] PCp1out,
6                      output logic [2:0] rs,
7                      output logic [2:0] rt,
8                      output logic [2:0] rd,
9                      output logic [7:0] jaddr,
10                     output logic [4:0] imm5);
11
12     logic [23:0] d;
13     logic [23:0] q;
14
15     always_comb
16     begin
17         d = {Instruction, PCp1in};
18     end
19
20
21     always_ff@(posedge clk)
22     begin
23         if (rst)
24             q <= 0;
25         else
26             q <= d;
27         end
28
29     always_comb
30     begin
31
32         opcode = q[23:19];
33         rs = q[18:16];
34         rt = q[15:13];
35         rd = q[12:10];
36         imm5 = q[12:8];
37         jaddr = q[15:8];
38         PCp1out = q[7:0];
39     end
40 endmodule
41

```

Part 2:

The components in this part are: The Register File, the sign extension unit, the branch detection unit, the control unit, and several multiplexers. The design of the two-to-one and three-to-one muxes is assumed to be trivial and so won't be discussed here.

Register File:

```
1  module RegisterFile(input logic [2:0]RR1,
2                      input logic [2:0]RR2,
3                      input logic [2:0]WR,
4                      input logic [7:0]WD,
5                      input clk,
6                      input logic RegWr,
7                      output logic [7:0]RD1,
8                      output logic [7:0]RD2);
9
10     reg [7:0] outputRegister[7:0];
11
12     always_ff@(posedge clk)
13     begin
14
15
16         if (RegWr & WR)
17
18         begin
19             outputRegister[WR] <= WD;
20         end
21     end
22
23     always_comb
24     begin
25         RD1 = outputRegister[RR1];
26         RD2 = outputRegister[RR2];
27     end
28 endmodule
```


It consists of 8, 8-bit registers. It has two read ports and one write port. Before writing it asserts that $WR \neq 0$, so that Register 0 is never written to. Having a register whose value is always 0 can be useful in software.

Sign Extension Unit:

```
1  module SignExtensionUnit(input [4:0] imm,
2                          input sign,
3                          output [7:0]immEx);
4
5
6     always
7     begin
8         if(sign)
9             immEx = { imm[4],imm[4],imm[4],imm[4],imm[3],imm[2],imm[1],imm[0]};
10        else
11            immEx = { 1'b0, 1'b0, 1'b0,imm[4],imm[3],imm[2],imm[1],imm[0]};
12        end
13    endmodule
```

Simply takes the 5-bit immediate given in I-format and extends it to an 8-bit immediate so that it fits with the rest of the datapath.

Branch Detection:




Outputs a 1 if and only if: The register being read in RS is 0 and the control unit has asserted BEZ or the register being read is not 0 and the control unit has asserted BNEZ.

Control Unit:

The control unit matches opcodes to instructions and generates control signals accordingly. Importantly, these are the opcodes it detects:

1	R-Format		
2	00000 -> add	00100 -> xor	
3	00001 -> sub	00101 -> slt	
4	00010 -> and	00110 -> sltu	
5	00011 -> or	00111 -> unused	
6			
7	I-Format		
8	01000 -> addi	01110 -> sltiu	
9	01010 -> andi	10000 -> bez	
10	01011 -> ori	10001 -> bnez	
11	01100 -> xori	10010 -> lw	
12	01101 -> slti	10011 -> sw	
13			
14	C-Format		
15	11001 -> jump		
16	11010 -> jalr		
17	11100 -> jr		



Intermediary Part 2: ID/EXMEM Pipeline Register

A register to pass on all the control signals that weren't consumed in the previous stage, as well as RS/RT/RD and Jump Address and PC+1 for JALR

```

module ID_EX_MEM_Reg (input logic [7:0] Ain,
    input logic [7:0] Bin,
    input logic [2:0] rd_in,
    input logic [2:0] rt_in,
    input logic [7:0] imm8_in,
    input logic [7:0] jaddr_in,
    input logic [7:0] Pcp1_in,
    input logic memToReg, regwr, aluSrcB, twoTo1Sel, jalr, memwr,
    input logic [1:0] AluOp, AluCtrl,
    input clk,
    input logic [2:0] RSI,
    output logic [7:0] Aout,
    output logic [7:0] Bout,
    output logic [7:0] imm8_out,
    output logic [2:0] rd_out,
    output logic [2:0] rt_out,
    output logic [7:0] jaddr_out,
    output logic [7:0] Pcp1_out,
    output logic memToReg0, regwro, aluSrcB0, twoTo1Sel0, jalr0, memwro,
    output logic [1:0] AluOp0, AluCtrl0,
    output logic [2:0] RSO);
    logic [58:0] d;
    logic [58:0] q;

    always_comb
    begin
        d = {RSI, memToReg, regwr, aluSrcB, twoTo1Sel, jalr, memwr, AluOp[1:0], AluCtrl[1:0], Pcp1_in[7:0], Ain[7:0], Bin[7:0], rd_in[2:0], rt_in[2:0], imm8_in[7:0], jaddr_in[7:0]};
    end

    always_ff@(posedge clk)
    begin
        q <= d;
    end

    always_comb
    begin
        RSO = q[58:56];
        memToReg0 = q[55];
        regwro = q[54];
        aluSrcB0 = q[53];
        twoTo1Sel0 = q[52];
        jalr0 = q[51];
        memwro = q[50];
        AluOp0 = q[49:48];
        AluCtrl0 = q[47:46];
        Pcp1_out = q[45:38];
        Aout = q[37:30];
        Bout = q[29:22];
        rd_out = q[21:19];
        rt_out = q[18:16];
        imm8_out = q[15:8];
        jaddr_out = q[7:0];
    end
endmodule

```

Part 3:

The important components for this part are the ALU and the Data Memory (we also used a couple of multiplexers)

ALU:

We used the ALU designed in Logic 1, repurposed so that it does not have to do shifting operations.

```
1 module ALU(input logic [7:0] a,
2           input logic [7:0] b,
3           input logic [1:0] s,
4           input logic [1:0] ctrl,
5           output logic [7:0] y,
6           output logic cout, ovfs, zero);
7
8
9
10
11
12 // ALU
13 // 00 --- AND
14 // 01 --- OR
15 // 10 --- XOR
16 // 11 --- depends on [1:0] ctrl
17 // 00 -- Does addition
18 // 01 -- Set Less Than
19 // 10 -- Set Less Than Unsigned
20 // 11 -- Subtraction
21 // 100 -- Shifts depending on [1:0] shiftCtrl
22 // 00 -- SRA
23 // 01 -- SRL
24 // 10 -- SLL
25 // The rest are unused inputs
26
27 // signals to be used for the adder
28 logic [7:0] bin;
29 logic [8:0] out;
30 logic ovfs;
31 logic [7:0] yb;
32
33 // signals to be used for the shifter
34 logic [7:0] in;
35 logic sigbit;
36 logic [7:0] yshifted;
37
38
39 // Does addition (a + b + 0) if Ctrl is 00, subtraction otherwise
40 // If ctrl is 01 or 10, it does subtraction and uses it to figure out SLT and SLTU
41 assign bin = (~ctrl[0] && ~ctrl[1]) ? b : (~b+00000001);
42 // Does sign extension in all cases except if trying to figure out SLTU
43 assign out = {(ctrl == 2'b10) ? 1'b0 : a[7],a} + {(ctrl == 2'b10) ? 1'b0 : bin[7],bin[7:0]};
44
45 // Detecting overflow, to be used for the SLTs
46 assign ovfs = ~out[8];
47 assign ovfs = (~a[7] & ~bin[7] & out[7]) | (a[7] & bin[7] & ~out[7]);
48
49 always_comb
50 begin
51   case(ctrl)
52     2'b00: {cout,yb} = out[8:0]; // addition, keeps cout
53     2'b01: {cout,yb} = {7'b0, out[7]^ovfs}; // SLT
54     2'b10: {cout,yb} = {7'b0, ovfs}; // SLTU
55     2'b11: {cout,yb} = out[8:0]; // Subtraction
56     default: {cout,yb} = {8'b0};
57   endcase
58 end
59
60
61
62
63 always_comb
64 begin
65   //collecting the answers in an 8-1 mux
66   case(s)
67     3'b00: y = a & b;
68     3'b01: y = a | b;
69     3'b10: y = a ^ b;
70     3'b11: y = yb;
71     //3'b100: y = yshifted;
72     // unused inputs
73     //3'b110, 3'b101, 3'b111: y = 8'bx;
74     default:
75       begin
76         y = 8'b000;
77         cout = 0;
78         ovfs = 0;
79       end
80   endcase
81   zero = ~(|y); // NOR gate detects if the output is 0
82 end
83 endmodule
```


Data Memory:

```
1  module DataMemoryManual(input logic [7:0]address,
2      input logic [7:0]data,
3      input clk, init,
4      input logic wren,
5      output logic [7:0]q);
6
7      integer i;
8      reg [7:0] outputRegister[7:0];
9
10     always_ff@(posedge clk)
11     begin
12
13         if (init)
14
15         begin
16             outputRegister[0] <= 8'b00000111;
17             outputRegister[1] <= 8'b00000111;
18             outputRegister[2] <= 8'b00000111;
19             outputRegister[3] <= 8'b00000111;
20             outputRegister[4] <= 8'b00000111;
21             outputRegister[5] <= 8'b00000111;
22             outputRegister[6] <= 8'b00000111;
23             outputRegister[7] <= 8'b00000111;
24         end
25
26         else if (wren)
27
28         begin
29             outputRegister[address] <= data;
30         end
31     end
32
33     always_comb
34     begin
35         q = outputRegister[address];
36     end
37 endmodule
```

Similar to the Instruction Memory, it has only one read port and one write port and uses the same address for both since we will never need to read and write from memory at the same time. At program start it is initialized with whatever values we define here. In this case for the purposes of demonstration I have filled the first 8 registers with the value of 7.

Intermediary Part 3: EXMEM/WB Pipeline Register

Very few signals still need to be passed on to the last stage. In particular, we need the value to be written back in the register file, its address, and WriteEnable signal to determine whether we want to write anything at all. If Jalr is asserted, we may also need to write PC + 1 in RS so we carry those 3 signals also


```

1  module EX_MEM_WB_Reg (input logic [7:0] inputttt,
2      input logic [2:0] rt_or_rd,
3      input logic [2:0] RSF,
4      input logic regwr,
5      input clk,
6      input logic [7:0] PCP1WB,
7      input logic jalrFINAL,
8      output logic [7:0] outputttt,
9      output logic [2:0] rt_or_rdo,
10     output logic [2:0] RSFO,
11     output logic regwro,
12     output logic [7:0] PCP1WBO,
13     output logic jalrFINALO);
14
15     logic [23:0] d;
16     logic [23:0] q;
17
18     always_comb
19     begin
20         d = {jalrFINAL, RSF[2:0], PCP1WB[7:0], regwr, inputttt[7:0], rt_or_rd[2:0]};
21     end
22
23     always_ff@(posedge clk)
24     begin
25         q <= d;
26     end
27
28     always_comb
29     begin
30
31         jalrFINALO = q[23];
32         RSFO = q[22:20];
33         PCP1WBO = q[19:12];
34         regwro = q[11];
35         outputttt = q[10:3];
36         rt_or_rdo = q[2:0];
37
38     end
39 endmodule

```

Part 4:

There is no specific hardware for this part. We simply need a couple of multiplexers at the input of the register file to determine what, if anything, we are going to write in it.



Forwarding Unit:

In some cases our processor may need to forward data if it is needed in instructions faster than it can be written to the Register File itself. This forwarding unit takes inputs from different stages to determine whether this is necessary and outputs the signals that make forwarding happen

```

1  module ForwardingUnit(input logic ID_EX_MEM_Regwr,
2                        input logic [2:0] ID_EX_MEM_Rt_or_rd,
3                        input logic [2:0] IF_ID_Rs,
4                        input logic [2:0] IF_ID_Rt,
5                        input logic EX_MEM_WB_Regwr,
6                        input logic [2:0] EX_MEM_WB_Rt_or_rd,
7                        output logic [1:0] FA, FB);
8
9  always_comb
10 begin
11   if (ID_EX_MEM_Regwr & ID_EX_MEM_Rt_or_rd & (ID_EX_MEM_Rt_or_rd == IF_ID_Rs))
12     FA = 2'b10;
13   else if (EX_MEM_WB_Regwr & EX_MEM_WB_Rt_or_rd & (EX_MEM_WB_Rt_or_rd == IF_ID_Rs))
14     FA = 2'b01;
15   else
16     FA = 2'b00;
17
18   if (ID_EX_MEM_Regwr & ID_EX_MEM_Rt_or_rd & (ID_EX_MEM_Rt_or_rd == IF_ID_Rt))
19     FB = 2'b10;
20   else if (EX_MEM_WB_Regwr & EX_MEM_WB_Rt_or_rd & (EX_MEM_WB_Rt_or_rd == IF_ID_Rt))
21     FB = 2'b01;
22   else
23     FB = 2'b00;
24   end
25 end
26 endmodule

```

Remember the predictions from the Instruction Memory reading:

```

1 lw $6 $6 // $6 = 7 7 is written in register 6
2 lw $6 $6 // $6 = 7
3 j 7 // .... jump
4 lw $6 $6 // ....
5 addi $7 $7 3 // ....
6 addi $7 $7 3 // ....
7 addi $7 $7 3 // $7 = 3
8 addi $6 $6 3 // $6 = 10 Write 3, 10, and 7
9 lw $7 $7 // $7 = 7
10 add $1 $7 $6 // $1 = 17 = 10001 Forwarding test
11 andi $2 $1 01110 // $2 = 00000
12 add $6 $2 $1 // goal is to see $1 and 2 as RS and RT
13 add $6 $6 $7 // same reasoning Check RS/RT
14 j 14 // infinite loop to end the program

```

Timing diagram for the PC jump instruction. The diagram shows the execution of instruction 6 (line 7) which is a PC jump. The diagram highlights the 'PC jump from 3 to instruction 6 (line 7)' and the calculation of the jump target address: $S_6=10$, $S_7=7$, resulting in $S_1=10+7=17$. The diagram also shows the '7 written in 6 twice' and the final state of the PC register.