{"payload":{"header_redesign_enabled":false,"results":[{"id":"491084450","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"ad-astra-et-ultra/RISC-V-CPU-Core","hl_trunc_description":"A single cycle MIPS RISC-V CPU Core using Verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":491084450,"name":"RISC-V-CPU-Core","owner_id":92263062,"owner_login":"ad-astra-et-ultra","updated_at":"2023-02-12T19:59:35.319Z","has_issues":true}},"sponsorable":false,"topics":["cpu","verilog","microprocessor","computer-architecture","risc-v","xilinx-vivado"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aad-astra-et-ultra%252FRISC-V-CPU-Core%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ad-astra-et-ultra/RISC-V-CPU-Core/star":{"post":"eWcjE_zBHYcZ9oA-MLR8pKDQzxo-ttFKXFqhAMvGvbroKFek9ip1Ixit5a_GvbILNRZHAosCLEAlnfOq4xj1Pg"},"/ad-astra-et-ultra/RISC-V-CPU-Core/unstar":{"post":"kf9cZ3m6yDFgqbGbNq3qBidgbmR1ekvXI9ioMtbgCvvTLwaIjDfF79CiYvRoPCvWvZuj4aWHiO2CtWdSFbQ7dg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ltsaqqXFtsiesaZioD5jXP3KAcAHJGi8tVfkJ9JBPBBzv5q9tdtEDaxFTnaYEF8AQgYt8J5FQjBFNFeTn7oIUw"}}},"title":"Repository search results"}