ADITYA WAGH

Phone: +91 744 779 3555 Email: aditya@adityawagh.ml Links: Linkedin f2015382p@alumni.bits-pilani.ac.in Github

Education

• Birla Institute of Technology and Science (BITS) Pilani

Pilani, India

Bachelor of Engineering with Honors in Electronics and Instrumentation, GPA: 5.55

Aug 2015 - Jul 2019

Relevant courses: Computer Programming, Probability & Statistics, Neural Networks and Fuzzy Logic, Discrete Mathematics, Digital Signal Processing, Digital Design, Microprocessors and Interfacing, Computer Architecture

LVH Arts, Science & Commerce College

Higher Secondary Ceritificate, MSBSHSE, Marks: 85.69%

Nashik, India Aug 2013 – June 2015

Symbiosis School

Nashik, India

All India Secondary School Examination, CBSE, GPA: 10

Jun 2009 - May 2013

Technical Proficiency

• Development Languages: Python, C, C++, MATLAB, Verilog, bash, markdown, LATEX, HTML, CSS

• Frameworks, Libraries and Operating Systems: Keras, Tensorflow, OpenCV, Linux, Git

• Application Softwares: MATLAB, Simulink, LabVIEW

Certifications

• Neural Networks and Deep Learning

Coursera

deeplearning.ai

Research Assistant

August, 2018

Work Experience

Integrated Systems Lab

Central Electronics Engineering Research Institute, Pilani

Jul 2018 – Dec 2018

Project: Detection of faulty power transmission lines using Region Proposal Convolutional Neural Networks(RCNNs)

- Project focused on decreasing costs and increasing safety of inspecting power lines by replacing helicopter inspection with drones.
- o Part of a team responsible for annotating a dataset of 8000 RGB and Infrared images of power transmisison cables.
- o Responsible for modelling, training and optimising a Convolutional Neural Network to detect healthy power lines.
- Trained a masked region proposal convolutional neural network having a ResNet-101 and FPN Backbone.

Projects

• Variable Computation in Recurrent Neural Networks (2017):

- o Modified a RNN model to make it learn to vary the amount of computation according to the sequence that they process.
- o Implemented a scheduler for the RNN unit which decides the computation required at the current timestep.
- o Reduced the number of operations for bit-level language modelling to around 50% compared to normal RNN unit.

• Microphone Signal Conditioning System (2017):

- o Designed a signal conditioning circuit for a microphone using OPAMPS.
- o Utilised the condenser microphone as a capacitance in the RC Filter Circuit.
- o Interfaced the circuit with the computer using NI-DAQmx data acquisition card and interpreted noisy signals in LabVIEW.

• Finite Impulse Response filter design using an adjustable window filter (2017):

- $\circ \ \ \text{Implemented an adjustable window function based on the combination of Blackman and Lanczos window.}$
- o Achieved a 75% better better side-lobe roll off ratio than Lanczos window.
- o Denoised an ECG Signal using this filter.

Positions of Responsibility

Vice-Chairperson

Jul 2017 - May 2018

IEEE Student Branch, BITS Pilani

Organised IEEE affiliated events like conclaves, workshops and various technical events throughout the year.

- o Worked on promoting IEEE Student memberships in the campus by organising membership drives explaining it's benefits.
- o Responsible for setting up the IEEE hosted website for the chapter.
- o Conceived the organisational hierarchy of the chapter, introducing various managerial and technical posts.
- o Authored and published the first issue of IEEE Insight, the monthly newsletter of the chapter.

Member, Governing Council(GC)

Aug 2018 - July 2019

Society for Students Mess Services, BITS Pilani

Part of the Quality, Health & Safety Environment(QHSE) and Human Resource(HR) committee

- o Mess Representative: Responsible for sanctioning leaves of the workers, collecting feedback and taking necessary actions.
- o QHSE: Drafted a QHSE framework for SSMS activities and conducted regular audits every semester.
- HR: Responsible for performance appraisals, providing education/medical loans and managing internal worker conflicts.