

① a) All R-format instructions, in addition to lw will not work because will not be able to write the results to register file

b) All R-format except substract will work ^{not} ~~correctly~~ because ALU will perform substract instead of the requested operation

c) beq instruction will not work because ALU will do addition instead of substruction

d) ~~#~~ beq will not execute correctly, the franch instruction will always be ^{not} taken even if it should

e) ~~lw~~ will ^{not} ~~execute~~ correctly because it will ^{not} be able to read from memory

f) ~~store~~ sw will not work correctly because it will not be able to write to memory

② a) Jump and branch will write their target address to register file.

b) ~~#~~

c) ~~#~~
d) will always branch even if it shouldn't

c) All instructions will work correctly but IRWrite^{NOES} and IorD will safeguard

d) All instructions won't work correctly

4) - modification required for data path
- to perform auto increment by one.

- The new write port will be controlled by a new "write2" signal

- a new line should be added to truth table:

Reg Dst	0
ALUSrc	1
MemtoReg	1
Reg Write	1
MemRead	1
Mem Write	0
Branch	0
ALU OP	00
Write2	1

⑥ a) The Control unit can begin generating Mem write after I-Mem is read, it must finish generating this signal before the clock cycle

The CU must generate after the instruction fetch and before end of cycle by a time large enough to write the data to data memory (D-mem access)

⑤ a) I-Mem, Regs, Mux, ~~ALU~~, Mux

b) I-Mem, Regs, Mux, ALU, Mux

c) I-Mem, Regs, Mux, ALU, Mux, PC