

① a) & b)

- Normal Pipelining = 200 ps

• for single cycle processor, between two instructions  
=  $200 + 100 + 200 + 200 + 100 = 800$  ps

• for pipelined processor = Max (time of stages)  
= 200 ps

• Speedup =  $\frac{\text{Single Cycle}}{\text{Pipeline}} = \frac{800}{200}$  ps

- After reducing ALU:

• Single Processor =  $200 + 100 + 150 + 200 + 100 = 750$  ps

• Pipelined processor = 200 ps

• Speedup =  $\frac{750}{200} = 3.75$

Speedup decreased  
by 0.9375

- After increasing ALU:

• Single Processor = 850 ps

• Pipeline Processor = 250 ps

Speedup =  $\frac{850}{250} = 3.4$

Speedup decreased  
by 0.85

② a)

it takes  $100 \text{ ps} \times 10^6$  instructions

$= 10^8 \text{ ps}$  to execute the program on a non-pipelined processor

b) A perfect 20-stage pipeline would speed up the execution by 20 times

③

add \$3, \$4, \$6



sub \$5, \$3, \$2



lw \$7, 100(\$5)



add \$8, \$7, \$2



④ • There is data dependency through \$3 between the first instruction and each subsequent instruction

• There is a data dependency through \$6 between the lw instruction and the last instruction

• For a five-stage pipeline, the data hazard between the 1st & 2nd & 3rd can be resolved by using forwarding



- The data dependency between the last and the last add cannot be resolved by only using forwarding so it will cause a stall then \$6 will be forwarded to the add instruction

(5) - At the end of 5th cycle:

- registers \$6 & \$1 are being read
- register \$2 will be written