LESSON 8

WHAT THE INSTRUCTION SET IS

A computer, no matter how sophisticated, can do only what it is instructed to do. A program is a sequence of instructions, each of which is recognized by the computer and causes it to perform an operation. Once a program is placed in memory space that is accessible to your CPU, you may run that same sequence of instructions as often as you wish to solve the same problem or to do the same function. The set of instructions to which the 8085A CPU will respond is permanently fixed in the design of the chip.

Each computer instruction allows you to initiate the performance of a specific operation. The 8085A implements a group of instructions that move data between registers, between a register and memory, and between a register and an I/O port. It also has arithmetic and logic instructions, conditional and unconditional branch instructions, and machine control instructions. The CPU recognizes these instructions only when they are coded in binary form.

SYMBOLS AND ABBREVIATIONS:

The following symbols and abbreviations are used in the subsequent description of the 8085A instructions:

SYMBOLS MEANING

accumulator Register A

addr 16-bit address quantity

data 8-bit quantity

data 16 16-bit data quantity

byte 2 The second byte of the instruction byte 3 The third byte of the instruction port 8-bit address of an I/O device r,r1,r2 One of the registers A,B,C,D,E,H,L

DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD = destination,

SSS = source):

DDD or SSS	REGISTER NAME
111	Α
000	В
001	С
010	D
011	E
100	Н
101	L

rp One of the register pairs:

B represents the B,C pair with B as the high-order register and C as the low-order register; D represents the D,E pair with D as the high-order register and E as the low-order register; H represents the H,L pair with H as the high-order register and L as the low-order register; SP represents the 16-bit stack pointer register.

RP The bit pattern designating one of the register pairs B,D,H,SP:

REGISTER
PAIR
B-C
D-E
H-L
SP

rh	The first (high order) register of a designated register pair.
rl	The second (low order) register of a designated register pair.
PC	16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).
SP	16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).
rm	Bit m of the register r (bits are number 7 through 0 from left to right).
Z S P CY AC ()	The condition flags: Zero Sign Parity Carry Auxiliary Carry The contents of the memory location or registers enclosed in the parentheses. "Is transferred to" Logical AND Exclusive OR Inclusive OR Addition Two's complement subtraction Multiplication "Is exchanged with" The one's complement(e.g.,(A)) The restart number 0 through 7
NNN	The binary representation 000 through 111 for restart number 0 through 7 respectively.

The instruction set encyclopedia is a detailed description of the 8085A instruction set. Each instruction is described in the following manner:

- 1. The instruction mnemonic and operand fields, are printed on the first line.
- 2. The name of the instruction is enclosed in parentheses following the mnemonic.
- 3. The next lines contain a symbolic description of what the instruction does.
- 4. This is followed by a narrative description of the operation of the instruction.
- 5. The boxes describe the binary codes that comprise the machine instruction
- 6. The last four lines contain information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a conditional jump, both times are listed, separated by a slash. Next, data addressing modes are listed if applicable. The last line lists any of the five flags that are affected by the execution of the instruction.

INSTRUCTION AND DATA FORMATS

Memory is organized in 8-bit bytes. Each byte has a unique location in physical memory. That location is described by one of a sequence of 16-bit binary addresses. The 8085A can address up to 64K (K = 1024, or2¹⁰;hence, 64K represents the decimal number 65,536) bytes of memory, which may consist of both random-access, read-write memory (RAM) and read-only memory (ROM), which is also random-access.


Data in the 8085A is stored in the form of 8-bit binary integers:

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

MSB LSB

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the 8085A, BIT 0 is referred to as the **Least Significant Bit(LSB)**, and BIT 7 (of an 8-bit number) is referred to as the **Most Significant Bit(MSB)**.

An 8085A program instruction may be one, two or three bytes in length. Multiple-byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instruction. The exact instruction format will depend on the particular operation to be executed.



ADDRESSING MODES:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8085A has four different modes for addressing data stored in memory or in registers:

Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the

low-order bits of the address are in byte 2, the high-order bits in byte 3).

Register The instruction specifies the register or register pair in which the data is located.

Reg Indirect The instruction specifies a register pair which contains the memory address where the

data is located (the high-order bits of the address are in the first register of the pair the low-

order bits in the second).

Immediate The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity

(least significant byte first, most significant byte second).

Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

Direct The branch instruction contains the address of the next instruction to be executed. (Ex-

cept for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-

order address.)

Reg Indirect The branch instruction indicates a register-pair which contains the address of the next in-

struction to be executed. (The high-order bits of the address are in the first register of the

pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

CONDITION FLAGS:

There are five condition flags associated with the execution of instructions on the 8085A. They are Zero, Sign, Parity, Carry, and Auxiliary Carry. Each is represented by a 1-bit register (or flipflop) in the CPU. A flag is set by forcing the bit to 1; it is reset by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0, this flag is set; otherwise it is reset.

Sign: If the most significant bit of the result of the operation has the value 1, this flag is set;

otherwise it is reset.

Parity: If the modulo 2 sum of the bits of the result of the operation is 0, (i.e., if the result has even

parity), this flag is set; otherwse it is reset (i.e., if the result has odd parity).

If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a com-Carry:

parison) out of the high-order bit, this flag is set; otherwise it is reset.

Aux Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the aux-

iliary carry is set; otherwise it is reset. This flag is affected by single-precision additions. subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Ac-

cumulator) instruction.

INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings, as follows:

- 1. Data Transfer Group Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below.)
- 2. Arithmetic Group Adds, subtracts, increments, or decrements data in registers or memory.
- 3. Logic Group ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register.
- 4. Branch Group Initiates conditional or unconditional jumps, calls, returns, and restarts.
- 5. Stack, I/O, and Machine Control Group Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags.

Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1,r2 (Move Register)


 $(r1) \leftarrow (r2)$

The content of register r2 is moved to register r1.

MOV r,M (Move from memory)


 $(r) \leftarrow ((H)(L))$

The content of the memory location, whose address is in registers H and L, is moved to register r.



States: Addressing: Flags:

register none




States:

Addressing: reg. indirect Flags: none

MOV M,r (Move to memory)


 $((H)(L)) \leftarrow (r)$

The content of register r is moved to the memory loction whose address is in registers H and L.



MVI r, data (Move Immediate)

The content of byte 2 of the instruction is moved to register r.




Cycles: States: 2

Addressing: Flags: immediate

none

MVI M,data (Move to memory immediate) $((H)(L)) \leftarrow (byte 2)$

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.



Cycles:

States:

Addressing:

immed./reg. indirect


Flags: none

LXI rp,data 16 (Load register pair immediate)

(rh) ← (byte 3),

(rl) ← (byte 2)

Byte 3 of the instruction is moved into the highorder register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.



Cycles:

States:


10

Addressing: Flags: immediate none

LDA addr (Load Accumulator direct)

(A) ← ((byte 3)(byte2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.



Cycles: States:

Addressing:


direct Flags: none

13

STA addr (Store Accumulator direct)

 $((byte 3)(byte 2)) \blacktriangleleft (A)$

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.



Cycles: States:

13


Addressing: Flags:

direct none

LHLD addr (Load H and L direct)

(H) \leftarrow ((byte 3)(byte 2) + 1)

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.



Cycles: States:

16


Addressing: Flags:

direct none

SHLD addr (Store H and L direct)

 $((byte 3)(byte 2)) \leftarrow (L)$ ((byte 3)(byte 2) + 1) \leftarrow (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.



Cycles:

States: Addressing:

5 16 direct


Flags:

none

LDAX rp (load accumulator indirect)


 $(A) \rightarrow ((rp))$

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B) and C) or rp = D (registers D and E) may be specified.



STAX rp (Store accumulator indirect) $((rp)) \leftarrow (A)$

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.



States:

Addressing:

reg. indirect


Flags:

none

XCHG (Exchange H and L with D and E) (H) **◄►**(D)

(L) **←**►(E)

The contents of registers H and L are exchanged with the contents of registers D and E.



States:

Addressing: Flags: register none

Arithmetic group

This group of instructions performs arithmetic operations on data in registers and memory.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxillary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

 $(A) \leftarrow (A) + (r)$


The content of register r is added to the content of the accumulator. The result is placed in the accumulator.



ADD M (Add memory)

 $(A) \leftarrow (A) + ((H)(L))$

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.




Flags:

ADI data (add immediate)

 $(A) \leftarrow (A) + (byte 2)$

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.

Z,S,P,CY,AC



Cycles: States:

Addressing:


immediate Flags: Z,S,P,CY,AC

2

ADC r (Add Register with carry)

 $(A) \blacktriangleleft (A) + (r) + (CY)$

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.



Cycles:

1 States: 4


Addressing: Flags:

register Z,Š,P,CY,AC

ADC M (Add memory with carry)

 $(A) \leftarrow (A) + ((H)(L) + (CY)$

The content of the memory location whose address is contained in the H and L resisters and the content of the CY flag are added to the ac-The result is placed in the accumulator. cumulator.



Cycles:


States: Addressina:

reg. indirect Flags: Z,S,P,CY,AC

ACI data (Add immediate with carry)

 $(A) \leftarrow (A) + (byte 2) + (CY)$

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.



Cycles:

2

States:


Addressing:

immediate Flags: Z,S,P,CY,AC

SUB r (Subtract Register)

 $(A) \leftarrow (A) - (r)$

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles:


States: 4 Addressing: register Flags:

Z,S,P,CY,AC

SUB M (Subtract memory)

 $(A) \blacktriangleleft (A) - ((H)(L))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles:

States:

Addressing:

reg. indirect Flags: Z,Š,P,CY,AC


2

7

SUI data (Subtract immediate)

 $(A) \leftarrow (A) - (byte 2)$

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles:

2


States:

Addressing: immediate Flags: Z,S,P,CY,AC

SBB r (Subtract Register with borrow)

 $(A) \leftarrow (A) - (r) - (CY)$

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles:

States:


Addressing:

register Flags: Z,Š,P,CY,AC

SBB M (Subtract memory with borrow)

 $(A) \leftarrow (A) - ((H)(L)) - (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles:


2

States: 7

Addressing:

reg. indirect Flags: Z,Š,P,CY,AC SBI data (Subtract immediate with borrow) $(A) \leftarrow (A) - (byte 2) - (CY)$

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: States:

2 7


Addressing: Flags:

immediate Z,S,P,CY,AC

INR r (Increment Register)

 $(r) \leftarrow (r) + 1$

The content of register r is incremented by one. Note condition flags except CY are affected.



Cycles: States:


1

Addressing: Flags: register Z,Š,P,AC

INR M (Increment memory)

 $((H)(L)) \leftarrow ((H)(L)) + 1$

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.



Cycles:


States: Addressing: 10

reg. indirect Flags: Z,S,P,AC

DCR r (Decrement Register)

 $(r) \leftarrow (r) - 1$

The content of register r is decremented by one. Note: All condition flags except CY are affected.



Cycles: States:

1 4


Addressing: Flags: register

Z,S,P,AC

DCR M (Decrement memory)

 $((H)(L)) \leftarrow ((H)(L)) - 1$

The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.



Cycles:


States: 10 Addressing:

reg. indirect Flags: Z,Š,P,AC

INX rp (Increment register pair)

 $(rh)(rl) \leftarrow (rh)(rl) + 1$

The content of the register pair rp is incremented by one. Note: No condition flags are affected.



Cycles:

States: 6


Addressing: register

Flags: none

DCX rp (Decrement register pair)

 $(rh)(rl) \leftarrow (rh)(rl) - 1$

The content of the register pair rp is decremented by one. Note: No condition flags are affected.



Cycles: States: 6


Addressing:

register Flags: none

DAD rp (Add register pair to H and L)

 $(H)(L) \leftarrow (H)(L) + (rh)(rl)$

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.



Cvcles: States:

10 register

Addressing: Flags:


CY

DAA (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

- 1. If the value of the lease significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- 2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.



Cycles: States:

Flags:

Z,S,P,CY,AC

Logical group


This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA r (AND Register)

 $(A) \leftarrow (A)\Lambda(r)$

The content of register r is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.



Cycles:

States:


Addressing: Flags:

register Z,Š,P,CY,AC

ANA M (AND) memory

 $(A) \leftarrow (A) \wedge ((H) (L))$

The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set. .



Cycles: States: 2

Addressing:


reg. indirect Flags:

Z,S,P,CY,AC

ANI data (AND immediate)

 $(A) \leftarrow (A) \wedge (byte 2)$

The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.




Cycles: 2 7 States:

Addressing: immediate Flags: Z,S,P,CY,AC

XRA r (Exclusive OR Register)

 $(A) \leftarrow (A) \forall (r)$

The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles:

1


States: Addressing: Flags:

register Z,S,P,CY,AC

XRA M (Exclusive OR Memory)

 $(A) \leftarrow (A) \forall ((H)(L))$

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the ac-The result is placed in the accumulator. cumulator. The CY and AC flags are cleared.




Cycles: 27 States:

Addressing: Flags: reg. indirect Z,S,P,CY,AC

XRI data (Exclusive OR immediate)

(A) (A) ∀(byte 2)

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



2 Cycles: States:


Addressing: Flags:

immediate Z,S,P,CY,AC

ORA r (OR Register)

 $(A) \leftarrow (A)V(r)$

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles:

States:

Addressing: register

Flags:


Z,Š,P,CY,AC

4

ORA M (OR memory)

 $(A) \leftarrow (A)V((H)(L)$

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles:

2 7

States:


Addressing: Flags:

reg. indirect Z,S,P,CY,AC

ORI data (OR immediate)

 $(A) \leftarrow (A)V(byte 2)$

The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: States: 2

Addressing:

immediate


Flags:

Z,S,P,CY,AC

CMP r (Compare Register)

(A) - (r)

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A) < (r).



Cycles:

1


States: Addressing:

essing: register Flags: Z,S,P,CY,AC

CMP M (Compare memory)

(A) - ((H)(L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H)(L)). The CY flag is set to 1 if (A) < ((H)(L)).



Cycles:

States: 7


Addressing: reg. indirect Z,S,P,CY,AC

2

CPI data (Compare immediate)

(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).



Cycles: 2


States: Addressing:

essing: immediate Flags: Z,S,P,CY,AC

RLC (Rotate left) $(A_n + 1) \leftarrow (A_n); (A_0) \leftarrow (A_7)$

(CY) ← (A₇)

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.




States: 4
Flags: CY

RRC (Rotate right)

 $(A_n) \blacktriangleleft (A_n + 1); (A_7) \blacktriangleleft (A_0)$

 $(CY) \leftarrow (A_0)$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. **Only the CY flag is affected.**




Cycles: 1 States: 4 Flags: CY

RAL (Rotate left through carry) $(A_n + 1) \leftarrow (A_n); (CY) \leftarrow (A_7)$

(A₀) ← (CY)

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



Cycles: States:


Flags: CY

RAR (Rotate right through carry)

 $(A_n) \leftarrow (A_n + 1); (CY) \leftarrow (A_0)$

 $(A_7) \leftarrow (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.




Cycles: States: Flags: CY

CMA (Complement accumulator)

(A) **→** 'A)

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.



Cycles:


1 States: 4

Flags: none

CMC (Complement carry)

 $(CY) \leftarrow (\overline{CY})$

The CY flag is complemented. No other flags are affected.




Cycles: 1 States:

Flags: CY STC (Set carry)

(CY) **→** 1

The CY flag is set to 1. No other flags are affected.



Cycles: 1 States: CY Flags:

Branch Group

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.


The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION	CCC
NZ - not zero (Z = 0)	000
Z - zero(Z = 1)	001
NC - no carry (CY = 0)	010
C - carry (CY = 1)	011
PO - parity odd (P = 0)	100
PE parity even (P = 1)	101
P - plus (S = 0)	110
M - minus (S = 1)	111

JMP addr (Jump)

 $(PC) \leftarrow (byte 3)(byte 2)$

Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Cycles:

States: Addressing: immediate

Flags:

none


3

10

J condition addr (Conditional jump) If (CCC).

 $(PC) \leftarrow (byte 3)(byte 2)$


If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.



Cycles: 2/3
States: 7/10
Addressing: immediate
Flags: none

CALL addr (Call) ((SP - 1) ← (PCH) ((SP) - 2) ← (PCL) (SP) ← (SP) - 2 (PC) ← (byte 3)(byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified by byte 3 and byte 2 of the current instruction.



Cycles: 5 States: 18

Addressing: immediate/ reg. indirect

Flags: none

C condition addr (Condition call)

If (CCC)


 $((SP)-1) \leftarrow (PCH)$

 $((SP)-2) \leftarrow (PCL)$

((SP) ← (SP) - 2

(PC) ← (byte 3)(byte 2)

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.




Cycles: 2/5 States: 9/18

Addressing: immediate/ reg. indirect

Flags: none

RET (Return) (PCL) ← ((SP)); (PCH) ← ((SP) + 1); (SP) ← (SP) + 2;

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of the register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.



Cycles: 3 States: 10

Addressing: reg. indirect

Flags: none


R condition (Conditional return)

If (CCC),

 $(PCH) \leftarrow ((SP) + 1)$

 $(SP) \leftarrow (SP) = 2$

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.




Cycles: 1/3 States: 6/12

Addressing: reg. indirect

Flags: none

RST n (Restart) ((SP) - 1) ← (PCH) $((SP) - 2) \leftarrow (PCL)$ $(SP) \leftarrow (SP) - 2$ $(PC) \leftarrow 8 \star (NNN)$


The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the conat of NNN.



Cycles: 3 States: 12

Addressing: reg. indirect

Flags: none




Program Counter After Restart

PCHL (Jump H and L indirect-move H and L to PC) (PCH) **←** (H)

(PCL) **→** (L)

The content of register H is moved to the highorder eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Cycles: 1 States: 6 Addressing: register Flags: none


Stack, I/O, and Machine Control Group

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push) $((SP)-1) \leftarrow (rh)$ $((SP)-2) \leftarrow (rI)$ ((SP) - (SP) + 2)

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register or register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.




PUSH PSW (Push processor status word)

$$((SP)-1) \leftarrow (A)$$

 $((SP)-2)_0 \leftarrow (CY),((SP)-2)_1 \leftarrow X$
 $((SP)-2)_2 \leftarrow (P), ((SP)-2)_3 \leftarrow X$
 $((SP)-2)_4 \leftarrow (AC), ((SP)-2)_5 \leftarrow X$
 $((SP-2)_6 \leftarrow (Z),((SP)-2)_7 \leftarrow S$
 $(SP) \leftarrow (SP) - 2 \qquad X$: Undefined.


The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.



Cycles: States: 12

Addressina: reg. indirect Flags: none

FLAG WORD




X: undefined

POP rp (Pop) $(rh) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP. is moved to the high-order register of register rp. The content of register SP is incremented by 2.

Note: Register pair rp = SP may not be specified.



Cycles: States:

3 10 Addressing: reg.indirect

Flags: none **POP PSW** (Pop processor status word) (CY) ← ((SP))₀


(P) ← ((SP))₂

(Z) ((SP))₆

(S) ((SP))₇

 $(A) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to retore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.



Cycles: States: 3 10

Addressing: Flags:


ng: reg. Indirect ps: Z,S,P,CY,AC

XTHL (Exchange stack top with H and L)

(L) **←►**((SP))

 $(H) \leftrightarrow ((SP) + 1)$

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.



Cycles: 5


States: 16
Addressing: reg. indirect

Addressing: reg. inc Flags: none

SPHL (Move HL to SP)

(SP) ← (H)(L)

The contents of registers H and L (16 bits) are moved to register SP.




Cycles: 1 States: 6

Addressing: register Flags: none

IN port (Input)

(A) **→** (data)

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.



Cycles: States:


s: 10 g: direct

Addressing: direct Flags: none

OUT port (Output)

(data) ← (A)

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.



Cycles:

3 10

States: Addressing:


direct

Flags: none

El (Enable interrupts)

The interrupt system is enabled following the execution of the next instruction. Interrupts are not recognized during the El instruction.

NOTE: Placing an El instruction on the bus in response to INTA during an INA cycle is prohibited.




Cycles: States: 1

Flags:

none

DI (Disable interrupts)

The interrupt system is disabled immediately following the execution of the DI instruction. Interrupts are not recognized during the DI instruction.




Cycles: States: 1

states: 4 Flags: none

NOTE: Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited.

HLT (Halt)


The processor is stopped. A second ALE is generated during the executive of HLT to strobe out the Halt cycle status information.



Cycles: 1+ States: 5 Flags: none

NOP (No op)


No operation is performed. The registers and flags are unaffected.



RIM (Read Interrupt Masks)

The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5,
 6.5, and 7.5 hardware interrupts (1 = mask disabled.
- Current interrupt enable flag status (1 = interrupts enabled) except immediately following a TRAP interrupt. (See below).
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.



Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (I7.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM instruction.)


SIM (Set Interrupt, Masks)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following *functions*:

- Program the interrupt mask for the RST 5.5,
 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN, by a SIM instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET IN signal.



OP CODE	MNEM	ONIC	OP CODE	MNE	MONIC	OP CODE	MNEM	ONIC	OP CODE	MNEN	IONIC	OP CODE	MNEM	DNIC	OP CODE	MNEM	IONIC
00	NOP		28	DCX	н	56	MOV	D,M	81	ADD	С	AC	XRA	Н	D7	RST	2
01	LXI	B,D16	2C	INR	L	57	MOV	D.A	82	ADD	D	AD	XRA	Ĺ	D8	RC	•
02	STAX	в	2D	DCR	L	58	MOV	E.B	83	ADD	E	AE	XRA	M	D9	_	
03	INX	в	2E	MVI	L,D8	59	MOV	E,C	84	ADD	н	AF	XRA	Α	DA	JC	Adr
04	INR	В	2F	CMA		5A	моч	E,D	85	ADD	L	В0	ORA	В	DB	IN	D8
05	DCR	в	30	SIM		58	MOV	€,E	86	ADD	М	В1	ORA	С	DC	cc	Adr
06	MVI	B,D8	31	LXI	SP,D16	5C	MOV	E,H	87	ADD	A	В2	ORA	D	DD	-	
07	RLC		32	STA	Adr	5D	MOV	E,L	88	ADC	В	B3	ORA	Ŀ	DΕ	SBI	D8
08			33	INX	SP	5E	MOV	E,M	89	ADC	C	B4	ORA	н	DF	RST	3
09	DAD	В	34	INR	M	5F	MOV	E,A	8A	ADC	D	85	ORA	L	EO	RPO	
OA	LDAX	В	35	DCR	М	60	MOV	H,B	8B	ADC	E	B6	ORA	M	E1	POP	н
0B	DCX	В	36	MVI	M,D8	61	MOV	H,C	8C	ADC	н	B7	ORA	Α	E2	JPO	Adr
0C	INFI	c	37	STC		62	MOV	H,D	8D	ADC	L	88	CMP	В	E3	XTHL	
00	DCR	С	38			63	MOV	H,E	8E	ADC	M	89	CMP	С	E4	CPO	Adr
0E	MVI	C,DB	39	DAD	SP	64	MOV	н,н	8F	ADC	Α	BA	CMP	D	E5	PUSH	н
OF	RRC		3A	LDA	Adr	65	MOV	H,L	90	SUB	В	88	CMP	Е	E6	ANI	D8
10		ì	3B	DCX	SP	66	MOV	H,M	91	SUB	С	BC	CMP	н	E7	RST	4
11	LXI	D,D16	3C	INR	Α	67	MOV	H,A	92	SUB	D	BD	CMP	L	E8	RPE	
12	STAX	D	3D	DCR	Α	68	MOV	L,B	93	SUB	Ε	BE	CMP	М	E9	PCHL	
13	INX	D	3E	MVI	A,D8	69	MOV	L,C	94	SUB	н	BF	CMP	Α	EA	JPE	Adr
14	INR	D	3F	CMC		6A	MOV	L,D	95	SUB	L	CO	RNZ		EB	XCHG	
15	DCR	D	40	MOV	В,В	68	MOV	L,E	96	SUB	M	C1	POP	В	EC	CPE	Adr
16	MVI	D,D8	41	MOV	B,C	6C	MOV	L,H	97	SUB	A	C2	JNZ	Adr	ED		
17	RAL	- 1	42	MOV	B,D	6D	MOV	L,L	98	SAB	В	C3	JMP	Adr	EE	XRI	DB
18	-	i	43	MOV	B,E	6E	MOV	L,M	99	SBB	С	C4	CNZ	Adr	EF	RST	5
19	DAD	D I	44	MOV	8,H	6F	MOV	L,A	9A	SBB	D	C5	PUSH	В	F0	RP	
1A	LDAX	D	45	MOV	B,L	70	MOV	M,B	98	SBB	E	C6	ADI	D8	F1	POP	PSW
18	DCX	D	46	MOV	в,м	71	MOV	M,C	9C	SBB	н	C7	RST	0	F2	JP	Adr
1C	INR	εį	47	MOV	B,A	72	MOV	M,D	9D	SBB	L	C8	RZ		F3	DI	
10	DCR	E	48	MOV	C,B	73	MOV	M,E	9E	SBB	M	C9	RET	Adr	F4	CP	Adr
1E	MVI	E,D8	49	MOV	C,C	74	MOV	м,н	9F	SBB	Α.	CA	JZ	Ì	F5	PUSH	PSW
1F	RAR		4A	MOV	C,D	75	MOV	M,L	A0	ANA	В	CB	-		F6	ORI	D8
20	RIM	- 1	4B	MOV	C,E	76	HLT		A1	ANA	С	cc	CZ	Adr	F7	RST	6
21	LXI	H,D16	4C	MOV	C,H	77	MOV	M,A	Λ2	ANA	D	CD	CALL	Adr	F8	RM	ļ
22	SHLD	Adı	4D	MOV	C,L	78	MOV	A,B	А3	ANA	E	CE	ACI	D8	F9	SPHL	1
23	INX	н	4E	MOV	C,M	79	MOV	A,C	A4	ANA	н	CF	RST	1	FA	JM	Adr
24	INR	н	4F	MOV	C,A	7 A	MOV	A,D	A5	ANA	L	DO	RNC		FB	EI]
25	DCR	н	50	MOV	D,B	7B	MOV	A,E	Α6	ANA	м	D1	POP	D	FC	СМ	Adr
26	MVI	H,D8	51	MOV	D,C	7C	MOV	A,H	A7	ANA	A	D2	JNC	Adr	FD		[
27	DAA	- 1	52	MOV	D,D	70	MOV	A.L	A8	XRA	в	D3	OUT	D8	FE	CPI	D8
28		1	53	MOV	D,E	7 E	MOV	A,M	A9	XRA	c]	D4	CNC	Adr	FF	RST	7
29	DAD	н	54	MOV	D,H	7F	MOV	A,A	AA	XRA	D	D5	PUSH	D			- 1
2A	LHLD	Arlı	55	MOV	D,L	80	ADD	В	AB	XRA	E	D6	SUI	D8			ŀ

D8 constant, or logical/arithmetic expression that evaluates

Adr. 16-bit address.

D16 constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity to a 16-bit data quantity,

Table 8-2 - 8085A INSTRUCTION SET SUMMARY BY FUNCTIONAL GROUPING

		Instruction Code (1)							
Mnemonic	Description	D ₇	D_6	D_5	D_4	D_3	D_2	D ₁	D_0
MOVE, LOAD, A	ND STORE								
MOVr1 r2	Move register to register	0	1	D	D	D	S	S	S
MOV M.r	Move register to memory	0	1	1	1	0	S	S	S
MOV r.M	Move memory to register	0	1	D	D	D	1	1	0
MVI r	Move immediate to register	0	0	D	D	D	1	1	0
MVI M	Move immediate to memory	0	0	1	1	0	1	1	0
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1
STAX B	Store A indirect	0	0	0	0	0	0	1	0
STAX D	Store A indirect	0	0	0	1	0	0	1	0
LDAX B	Load A indirect	0	0	0	0	1	0	1	0
LDAX D	Load A indirect	0	0	0	1	1	0	1	0
STA	Store A direct	0	0	1	1	0	0	1	0
LDA	Load A direct	0	0	1	1	1	0	1	0
SHLD	Store H & L direct	0	0	1	0	0	0	1	0
LHLD	Load H & L direct	0	0	1	0	1	0	1	0
XCHG	Exchange D & E, H & L registers	1	1	1	0	1	0	1	1

8085A INSTRUCTION SET SUMMARY (Cont'd)

Instruction Code (1)

Mnemonic	Description	D_7	D_6	D ₅	D_4	D_3	D ₂	D_1	D_0
	·								
STACK OPS PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1
PUSH D	Push register Pair D & E on stack	1	1	Ö	1	Ö	1	0	1
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1
POP B	POP register Pair B & C off stack	1	1	0	0	0	0	0	1
POP D POP H	POP register Pair D & E off stack POP register Pair H & L off stack	1 1	1 1	0 1	1 0	0	0	0	0 1
POP PSW	POP A and Flags off stack	1	1	1	1	0	0	0	1
XTHL	Exchange top of stack, H & L	1	i	1	0	Ö	Ö	1	i 1
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1
INX SP DCX SP	Increment stack pointer	0 0	0	1 1	1 1	0 1	0	1 1	1 1
DOX SP	Decrement stack pointer	U	U	'	'	'	U	'	
JUMP									
JMP	Jump unconditional	1	1	0	0	0	0	1	1
JC	Jump on carry	1	1	0	1	1	0	1	0
JNC JZ	Jump on zoro	1 1	1 1	0	1 0	0 1	0	1 1	0
JNZ	Jump on zero Jump on no zero	1	1	0	0	0	0	1	0
JP	Jump on positive	1	i	1	1	0	Ö	1	0
JM	Jump on minus	1	1	1	1	1	0	1	0
JPE	Jump on parity even	1	1	1	0	1	0	1	0
JPO	Jump on parity odd	1	1	1	0	0	0	1	0
PCHL	H & L to program counter	1	1	1	0	1	0	0	1
CALL									
CALL	Call unconditional	1	1	0	0	1	1	0	1
CC	Call on carry	1	1	0	1	1	1	0	0
CNC	Call on no carry	1	1	0	1	0	1	0	0
CZ CNZ	Call on zero Call on no zero	1 1	1 1	0	0	1 0	1 1	0	0 0
CP	Call on positive	1	1	1	1	0	1	0	0
CM	Call on minus	1	1	1	1	1	1	Ö	Ö
CPE	Call on parity even	1	1	1	0	1	1	0	0
CPO	Call on parity odd	1	1	1	0	0	1	0	0
RETURN									
RET	Return	1	1	0	0	1	0	0	1
RC	Return on carry	1		Ö	1	1	Ö	Ō	0
RNC	Return on no carry	1	1	0	1	0	0	0	0
RZ	Return on zero	1	1	0	0	1	0	0	0
RNZ RP	Return on no zero Return on positive	1 1	1	0 1	0 1	0	0	0	0 0
RM	Return on minus	1	1	1	1	1	0	0	0
RPE	Return on parity even	1	i	1	0	i	Ö	Ö	Ö
RPO	Return on parity odd	1	1	1	0	0	0	0	0
DECTART									
RESTART RST	Restart	1	1	Α	Α	Α	1	1	1
1101	riosiari	'		/\	/\	/\		•	•
INPUT/OUTPUT									
IN	Input	1	1	0	1	1	0	1	1
OUT	Output	1	1	0	1	0	0	1	1
INCREMENT AND	DECREMENT								
INR r	Increment register	0	0	D	D	D	1	0	0
DCR r	Decrement register	0	0	D	D	D	1	0	1
INR M	Increment memory	0	0	1	1	0	1	0	0
DCR M	Decrement memory	0	0 0	1 0	1 0	0	1	0	1
INX B INX D	Increment B & C registers Increment D & E registers	0 0	0	0	1	0	0	1 1	1 1
INX H	Increment H & L registers	0	Ö	1	Ö	0	0	i	i
	-								

8085A INSTRUCTION SET SUMMARY (Cont'd)

Instruction Code (1) D_7 D_6 D_1 $\mathbf{D}_{\mathbf{0}}$ **Mnemonic** Description D_5 D_4 D_3 D_2 **INCREMENT AND DECREMENT (cont'd)** DCX B Decrement B & C DCX D Decrement D & E DCX H Decrement H & L ADD ADD r Add register to A S S S ADC r Add register to A with carry S S S ADD M Add memory to A Add memory to A with carry ADC M ADI Add immediate to A ACI Add immediate to A with carry DAD B Add B & C to H & L DAD D Add D & E to H & L DAD H Add H & L to H & L DAD SP Add stack pointer to H & L **SUBTRACT** SUB r Subtract register from A S S S SBB r Subtract register from A with borrow S S S Subtract memory from A SUB M SBB M Subtract memory from A with borrow Subtract immediate from A SUI Subtract immediate from A with borrow SBI **LOGICAL** S S S ANA r And register with A XRA r Exclusive OR register with A S S S S S ORA r OR register with A S CMP r Compare register with A S S S ANA M And memory with A XRA M Exclusive OR memory with A ORA M OR memory with A Compare memory with A CMP M And immediate with A ANI XRI Exclusive OR immediate with A ORI OR immediate with A CPI Compare immediate with A **ROTATE** RLC Rotate A left **RRC** Rotate A right RAL Rotate A left through carry Rotate A right through carry RAR **SPECIALS** CMA Complement A STC Set carry CMC Complement carry Decimal adjust A DAA **CONTROL** ΕI Enable interrupts Disable interrupt DI NOP No-operation HLT Halt **NEW 8085A INSTRUCTIONS** RIM Read Interrupt Mask SIM Set Interrupt Mask

NOTES: 1 - DDS or SSS B 000, C 001, D 010, E011, H 100, L 101, Memory 110, A 111

^{2 -} Two possible cycle times. (6/12) indicate instruction cycles dependent on condition flags.