

Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

Chapter 15 General-purpose Timers


Dr. Yifeng Zhu
ECE, University of Maine
With corrections by Prof. Mark Lawford
McMaster University

Fall 2017

Timer


- ▶ Free-run counter (independent of processor)
- ▶ Functions
 - ▶ Input capture
 - ▶ Output compare
 - ▶ Pulse-width modulation (PWM) generation
 - ▶ One-pulse mode output

Timer: Clock




$$f_{CK_CNT} = \frac{f_{CL_PSC}}{PSC + 1}$$


Timer: Output




Timer: Input Capture



Multi-Channel Outputs




Output Compare



Output Compare Mode (OCM)	Timer Output (OCREF)
000	Frozen
001	High if CNT == CCR
010	Low if CNT == CCR
011	Toggle if CNT == CCR
100	Forced low (always low)
101	Forced high (always high)


PWM Mode



Mode	Counter < Reference	Counter \geq Reference
PWM mode 1 (Low count True)	Active	Inactive
PWM mode 2 (High count True)	Inactive	Active

Edge-aligned Mode (Up-counting)


ARR = 6, RCR = 0



$$\begin{aligned}\text{Period} &= (1 + \text{ARR}) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$

Edge-aligned Mode (down-counting)


ARR = 6, RCR = 0



$$\begin{aligned}\text{Period} &= (1 + \text{ARR}) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$

Center-aligned Mode

ARR = 6, RCR = 0



$$\begin{aligned}\text{Period} &= 2 * \text{ARR} * \text{Clock Period} \\ &= 12 * \text{Clock Period}\end{aligned}$$


PWM Mode 1 (Low-count True)

Mode 1

Timer Output =

High if counter < CCR
Low if counter ≥ CCR

Upcounting mode, ARR = 6, CCR = 3, RCR = 0



$$\text{Duty Cycle} = \frac{\text{CCR}}{\text{ARR} + 1} = \frac{3}{7}$$

$$\begin{aligned} \text{Period} &= (1 + \text{ARR}) * \text{Clock Period} \\ &= 7 * \text{Clock Period} \end{aligned}$$


PWM Mode 2 (High-count True)

Mode 2

Timer Output =

Low if counter < CCR
High if counter ≥ CCR

Upcounting mode, ARR = 6, CCR = 3, RCR = 0



$$\begin{aligned}\text{Duty Cycle} &= 1 - \frac{\text{CCR}}{\text{ARR} + 1} \\ &= \frac{4}{7}\end{aligned}$$

$$\begin{aligned}\text{Period} &= (1 + \text{ARR}) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$


PWM Mode 2 (High-count True)

Mode 2

Timer Output =

Low if counter < CCR
High if counter ≥ CCR

Upcounting mode, ARR = 6, CCR = 5, RCR = 0



$$\begin{aligned}\text{Duty Cycle} &= 1 - \frac{\text{CCR}}{\text{ARR} + 1} \\ &= \frac{2}{7}\end{aligned}$$

$$\begin{aligned}\text{Period} &= (1 + \text{ARR}) * \text{Clock Period} \\ &= 7 * \text{Clock Period}\end{aligned}$$


PWM Mode 2 (High-count True)

Mode 2

Timer Output =

Low if counter < CCR
High if counter ≥ CCR

Center-aligned mode, ARR = 6, CCR = 3, RCR = 0



$$\begin{aligned}\text{Duty Cycle} &= 1 - \frac{\text{CCR}}{\text{ARR}} \\ &= \frac{1}{2}\end{aligned}$$


$$\begin{aligned}\text{Period} &= 2 * \text{ARR} * \text{Clock Period} \\ &= 12 * \text{Clock Period}\end{aligned}$$

PWM Mode 2 (High count True)

Mode 2

Timer Output = $\begin{cases} \text{Low if counter} < \text{CCR} \\ \text{High if counter} \geq \text{CCR} \end{cases}$

Center-aligned mode, ARR = 6, CCR = 1, RCR = 0




$$\begin{aligned} \text{Duty Cycle} &= 1 - \frac{\text{CCR}}{\text{ARR}} \\ &= \frac{5}{6} \end{aligned}$$

$$\begin{aligned} \text{Period} &= 2 * \text{ARR} * \text{Clock Period} \\ &= 12 * \text{Clock Period} \end{aligned}$$

Auto-Reload Register (ARR)

- ▶ Auto-Reload Preload Enable (ARPE) bit in TIMx_CR1

ARPE = 1 (Syn Update)




If UDIS bit in TIMx_CR1 is 1, UEV event is disabled.

ARPE = 0 (Asyn Update)



Repetition Counter Register (RCR)

Counter-aligned mode




Edge-aligned mode




Repetition Counter Register (RCR)

Counter-aligned mode




Edge-aligned mode




Repetition Counter Register (RCR)

Counter-aligned mode















Edge-aligned mode



Repetition Counter Register (RCR)

Counter-aligned mode



Edge-aligned mode



Repetition Counter Register (RCR)

Counter-aligned mode

Edge-aligned mode



PWM Output Polarity

Mode	Counter < CCR	Counter ≥ CCR
PWM mode 1 (Low count True)	Active	Inactive
PWM mode 2 (High count True)	Inactive	Active




Output Polarity:

- Software can program the CCxP bit in the TIMx_CCER register




	Active	Inactive
Active High	High Voltage	Low Voltage
Active Low	Low Voltage	High Voltage

Counting up, down, center




PWM Mode 1 Up-Counting: Left Edge-aligned

PWM Mode I, Upcounting mode, ARR = 6, CCR1 = 3, CCR2=6, RCR = 0




PWM Mode 2 Up-Counting: Right Edge-aligned

Upcounting mode, ARR = 6, CCR1 = 3, CCR2=5, RCR = 0



PWM Mode 2: Center Aligned

Center-aligned mode, $ARR = 6$, $CCR1 = 3$, $CCR2 = 1$, $RCR = 0$




The devil is in the detail

- ▶ Timer output control
- ▶ Enable Timer Output
 - ▶ **MOE**: Main output enable
 - ▶ **OSSI**: Off-state selection for Idle mode
 - ▶ **OSSR**: Off-state selection for Run mode
 - ▶ **CCxE**: Enable of capture/compare output for channel x
 - ▶ **CCxNE**: Enable of capture/compare complementary output for channel x

Control bits					Output states ⁽¹⁾	
MOE bit	OSSI bit	OSSR bit	CCxE bit	CCxNE bit	OCx output state	OCxN output state
1	X	X	0	0	Output disabled (not driven by the timer: Hi-Z) OCx=0, OCxN=0	
		0	0	1	Output disabled (not driven by the timer: Hi-Z) OCx=0	OCxREF + Polarity OCxN = OCxREF xor CCxNP
		0	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP	Output Disabled (not driven by the timer: Hi-Z) OCxN=0
		X	1	1	OCREF + Polarity + dead-time	Complementary to OCREF (not OCREF) + Polarity + dead-time
		1	0	1	Off-State (output enabled with inactive state) OCx=CCxP	OCxREF + Polarity OCxN = OCxREF x or CCxNP
		1	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP	Off-State (output enabled with inactive state) OCxN=CCxNP
0	0	X	X	X	Output Disabled (not driven by the timer: Hi-Z) OCx=CCxP, OCxN=CCxNP	
	1		0	0	Off-State (output enabled with inactive state) Asynchronously: OCx=CCxP, OCxN=CCxNP (if BRK or BRK2 is triggered). Then (this is valid only if BRK is triggered), if the clock is present: OCx=OISx and OCxN=OISxN after a dead-time, assuming that OISx and OISxN do not correspond to OCX and OCxN both in active state (may cause a short circuit when driving switches in half-bridge configuration). Note: BRK2 can only be used if OSSI = OSSR = 1.	
			0	1		
			1	0		
			1	1		


Input Capture

- ▶ Monitor both rising and falling edge




Input Capture


- ▶ Monitor only rising edges or only falling edge




Input Capture




Input Filtering



Input Capture Diagram



Ultrasonic Distance Sensor



$$\begin{aligned} \text{Distance} &= \frac{\text{Round Trip Time} \times \text{Speed of Sound}}{2} \\ &= \frac{\text{Round Trip Time}(\mu\text{s}) \times 10^{-6} \times 340\text{m/s}}{2} \\ &= \frac{\text{Round Trip Time}(\mu\text{s})}{58} \text{ cm} \end{aligned}$$

Ultrasonic Distance Sensor




The echo pulse width corresponds to round-trip time.

$$\text{Distance (cm)} = \frac{\text{Pulse Width } (\mu\text{s})}{58}$$

or

$$\text{Distance (inch)} = \frac{\text{Pulse Width } (\mu\text{s})}{148}$$



If pulse width is 38ms,
no obstacle is detected.

Ultrasonic Distance Sensor

