Introduction to FPGAs Lecture 1: FPGAs, Logic Gates, Programming an FPGA

Adam Duncan Ph.D.

Class Introduction

About Me: Electrical/Computer Engineer at NSWC Crane

Class Goals: 1) Learn about FPGAs. 2) Program FPGAs to do fun things.

Class SW Materials: https://github.com/adamdunc/whs

Field-Programmable Gate Arrays (FPGAs) are "Programmable Hardware" devices



<u>CPU</u>


- ~1 inch² with ~10 billion transistors
- Fast (~3GHz)
- Hardware does one thing really well (execute code)




FPGA

- ~1 inch² with ~10 billion transistors
- Not as Fast (~500MHz)
- Hardware can be programmed to do anything

FPGA hardware behavior configured by "Bitstream" file



CPU is always CPU Datapath



FPGA benefits

- HW ultimately drives performance (SW optimizations limited by HW)
- Parallelization (i.e. 35 parallel ALUs executing at same time)
- Unique needs (read non-standard sensors at deterministic time intervals)
- Consolidates PCB circuitry (CPU + sensor logic + display driving)
- Prototype Custom Integrated Circuits (wafers >\$10M)
- Update hardware in field (security updates, new features, bug fixes)
- Replace obsolete hardware (configure FPGA to "emulate" obsolete component"

FPGAs in the Wild

Ease of use:

- New HW designs in ~1 day
- Design portability

Cost:

- \$1 for low-cost FPGAs
- \$100K for rugged/large FPGAs

Products with FPGAs:

- Consumer electronics
- DoD Programs
- Automotive
- Networking equipment
- Test/Measurement equipment







FPGA Demo: Yoshi's Nightmare on our class FPGA



We can configure the FPGA to emulate video game system driving a display

NES Classic Circuit Board






FPGA replacing CPU/GPU, RAM, Flash



Meet Our FPGA: Xilinx Artix7 on a BASYS3 PCB



This week we design/simulate/program an FPGA!

Monday:

- (morning) Project 0: Program your FPGA with a pre-made file to play "Yoshi's Nightmare"
- (morning) Project 1: Build a half adder circuit with logic gates on a breadboard
- (afternoon) Project 2: Design/Program your FPGA to behave like a half adder
- (afternoon) Project 3: Simulate your half adder project

Tuesday:

- Project 4: Design/Simulate/Program your FPGA to behave as a calculator
- Project 5: Design/(Simulate)/Program your FPGA to behave as a UART to communicate with your computer.

Wednesday:

- Project 6.0: Design/(Simulate)/Program your FPGA to play basic Pong
- Project 6.1: Add Pong features: scoring, keyboard control, sounds, etc

• Thursday:


• Project 6.1 continued: Add more Pong features: scoring, keyboard control, sounds, etc


Friday

Project Brief Outs

Project 0: Program FPGA to Play Yoshi's Nightmare in 7 Easy Steps!

- 1. Open Vivado on laptop
- 2. Connect BASYS3 to laptop with micro-usb cable
- Connect BASYS3 to monitor with VGA cable
- 4. Open Hardware Manager in Vivado
 - 1. Click "autoconnect"
 - Select Program File "nightmare.bit"
 - Click "Program"
- 5. Use center pushbutton to start game
- Use left/right/up pushbutton to move Yoshi
- 7. Try to score more than 620 points






Project 0 Goals:

- 1) Run Vivado FPGA EDA software
- Distribution Statement A: Approved for Public Release:) Program FPGA to do something

FPGA hardware behavior controlled by "logic gates" that implement Boolean equations



"AND" logic gate



FPGAs contain up to 20 million logic gates!

Project 1: Add two binary numbers (half adder) with logic gates on a breadboard

Decimal to binary conversion

Decimal number	Binary number
0	0
1	1
2	10
3	11
4	100
5	101
6	110
7	111
8	1000
9	1001
10	1010

Half Adder (Decimal)

$$0 + 0 = 0$$

 $0 + 1 = 1$

$$1 + 0 = 1$$

$$1 + 1 = 2$$

Half Adder (Binary)

0 + 0 = 00

0 + 1 = 01

1 + 0 = 01

1 + 1 = 10


Project 1 Goals:

1) Learn about logic gates

We can build a half-adder circuit with two logic gates

Half Adder "Truth Table"

Inputs		Outputs	
Α	В	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




• Note that our FPGA (Artix7 A35T has 35000 gates inside it!)


Let's build our 5V half-adder with logic gates on a breadboard

Half Adder "Truth Table"

Inputs		Outputs	
Α	В	С	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Half Adder "Circuit" with XOR and AND "Gates"






Datasheets show pin connections for the "gates" in our half adder


AND Gate Datasheet



XOR Gate Datasheet



Project 1: Assemble breadboard




column

on breadboard


1) Place components

2) Add blue wires, LEDs, 3) Add red wires to blue and 330 ohmistribution is unlimited. 330 of Pistribution is unlimited.




4) Add black wire to "0V" and white wire to 165V"

Project 1: Assemble breadboard




5) Connect blue, red, white, black wires to XOR gate. Connect 9V battery to power supply


Let's test our half-adder breadboard solution




Inputs: A=0,B=0 outputs: C=0,S=0



Inputs: A=1,B=0 outputs: C=0,S=1



Inputs: A=0,B=1 outputs: C=0,S=1



Inputs: A=1,B=1 outputs: C=1,S=0

Introduction to FPGAs Lecture 2: Design/Simulate FPGA Design with Vivado

Adam Duncan

Vivado and FPGA Design 101

Xilinx **Vivado** a software program used to design, program, simulate your FPGA.

We write a code in a hardware description language (HDL) like **Verilog** to specify the intended hardware behavior of the FPGA.

Vivado compiles the Verilog and automatically places logic gates inside the FPGA to realize the intended FPGA functionality.

Vivado produces a **bitstream** file that is loaded into the physical FPGA to configure the FPGA behavior.

Verilog 101: Verilog, module, assign

A Verilog **module** is a hierarchal block in Verilog within input/output ports

An **assign** statement performs assignments and arithmetic operations on ports and wires within a module.

```
module top(
output LED
);
assign LED = 1;
endmodule
```

Vivado 101: XDC files

Xilinx **Vivado** a software program that turns Verilog into a bitstream file that can configures the hardware behavior of an FPGA.

Xilinx design constraints (**XDC**) files map FPGA physical pins to Verilog top-level module ports.

```
set_property PACKAGE_PIN U16 [get_ports {LED}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED}]
```

Project 2: Create half adder Vivado project from scratch

- 0) Open Vivado and create new project with default options
- 1) New Project
 - Click "Do not specify sources at this time"
- 2) Select Part "xc7a35ticpg236-1L"

Project 2 Goals:

Follow steps outlined in below link if needed:

https://users.wpi.edu/~rjduck/Basys3%20Vivad

o%20Decoder%20Tutorial.pdf

Distribution Statement A: Approved for Public Release:

Distribution is unlimited.

Distribution is unlimited.

Project 2: Create half adder Vivado project from scratch

3) create design file "top.v"

```
module top(
  input A, // input port
  input B, // input port
  output SUM, // output port
  output CARRY // output port
  );

assign SUM = A ^ B; // bitwise xor
  assign CARRY = A & B; // bitwise and
endmodule
```


4) create constraints file "top.xdc"

```
set_property PACKAGE_PIN V17 [get_ports A]
set_property IOSTANDARD LVCMOS33 [get_ports A]
set_property PACKAGE_PIN V16 [get_ports B]
set_property IOSTANDARD LVCMOS33 [get_ports B]
set_property PACKAGE_PIN U16 [get_ports SUM]
set_property IOSTANDARD LVCMOS33 [get_ports SUM]
set_property PACKAGE_PIN E19 [get_ports CARRY]
set_property IOSTANDARD LVCMOS33 [get_ports CARRY]
```


Follow steps outlined in below link as needed https://users.wpi.edu/~rjduck/Basys3%20Vivad

Program half adder bitstream FPGA on BASYS3


- Open "Hardware Manager" in Vivado
- Click "Program Device"
- Select "top.bit"from "~/WHS/Projects/student_p1.runs/impl_1" or equivalent directory
- After FPGA is programmed toggle SW0,SW1
 - You should see LED0,LED1 toggle



Half adder Vivado Project View



Open Synthesized Design to see "logic gate" usage



FPGA 101: Simulations

FPGA **simulations** allow you to control and observe the behavior of your Verilog code.

Simulations are useful for assessing performance and debugging.

Simulations allow you to control/observe signals internal to the circuit running on the FPGA.

Verilog 101: Testbenches

A Verilog **testbench** is an HDL file that instantiates a Verilog module to simulate its behavior.

Testbench uses Verilog code to stimulate the module being tested.

Project 3: Simulate your half adder


- 0) Open your half adder Vivado project
- 1) Create simulation source "tb top.v"
- 2) Add code as directed in the Project 3 README

Project 3 Goals:


Distribution is unlimited.

Follow steps outlined in below link if needed: https://users.wpi.edu/~rjduck/Basys3%20Vivad Distribution Statement A: Approved for Public Release; o%20Decoder%20Tutorial.pdf

Project 3: Create tb_top.v testbench file and simulate



Run Vivado "Simulate"



Project 4: Design/Simulate/Program your FPGA to be a calculator


1) Add code as directed in the Project 4 README

See github/adamdunc/whs for README


Project 3 Goals:

1) Learn useful Verilog syntax and features

Project 4 Step 1: Design/Simulate Calculator



Project 4 Step 2: Note increased logic gate usage




Verilog 101: always, reg

An always block executes any time the contents within its parenthesis toggle.

```
A reg is a register
module top(
  input [7:0] A, input [7:0] B, output reg [15:0] Z
always @ (*)
    begin
      if (btnU == 1)
             Z = A + B;
      else if (btnL == 1)
             Z = A / B;
    end
endmodule
```

Project 4 Step 3: Modify calculator to include always block to select more operands




Introduction to FPGAs Lecture 3: Sequential Logic, UART

Adam Duncan

Sequential logic 101: Clocks and Memory




Combinational: output toggles after input (No memory)




Sequential: output toggles with input, previous state, and clock signal edge (Memory)

UART 101: Parallel versus Serial




An 8-bit data bus, controlled by a clock, transmitting a byte every clock pulse. 9 wires are used.

Serial interfaces stream their data, one single bit at a time. These interfaces can operate on as little as one wire, usually never more than four.




Example of a serial interface, transmitting one bit every clock pulse. Just 2 wires required!

UART 101: Hardware blocks to convert between serial and parallel data




Project 5: Design/(simulate)/Program FPGA to function as UART to communicate with PC




Project 5 Goals:

1) Communicate with FPGA from PC


Project 5 Step 1: Instantiate "uart_rx" and "uart_tx" modules



Project 5 Step2: Connect UART RX and UART TX modules together with axis_tdata, axis_tvalid, axis_tready



Project 5 step 3: Add logic inside FPGA to "modify" the ASCII values inside the FPGA



Project 6: Generate Basic "Pong" Game

- Open Project 6 Vivado Pong project
 - Add Verilog to drive VGA output from FPGA
 - (See README for specific files and lines to add)
 - Generate bitstream
 - Program bitstream on FPGA
- Connect VGA output from FPGA board to monitor
- Use "left" and "right" keys to control paddle
- We will use this as the base for our final project!



See github/adamdunc/whs for README

Project 6 Goals:

1) Build simple Pong game on FPGA