

Introduction to FPGAs

Lecture 1: FPGAs, Logic Gates, Programming an FPGA

Adam Duncan Ph.D.

Class Introduction

About Me: Electrical/Computer Engineer at NSWC Crane

Class Goals: 1) Learn about FPGAs. 2) Program FPGAs to do fun things.

Class SW Materials: <https://github.com/adamdunc/whs>

Field-Programmable Gate Arrays (FPGAs) are “Programmable Hardware” devices



CPU

- ~1 inch² with ~10 billion transistors
- Fast (~3GHz)
- Hardware does one thing really well (execute code)




FPGA

- ~1 inch² with ~10 billion transistors
- Not as Fast (~500MHz)
- Hardware can be programmed to do anything

FPGA hardware behavior configured by “Bitstream” file

CPU




CPU is always CPU
Datapath

FPGA




Custom
Sensor
Bitstream



FPGA is now
customized sensor
driver/sampler




Neutral
Network
Bitstream



FPGA is now
Neural Network
Datapath



CPU
Bitstream



FPGA is now CPU
Datapath

FPGA benefits

- **HW ultimately drives performance** (SW optimizations limited by HW)
- **Parallelization** (i.e. 35 parallel ALUs executing at same time)
- **Unique needs** (read non-standard sensors at deterministic time intervals)
- **Consolidates PCB circuitry** (CPU + sensor logic + display driving)
- **Prototype Custom Integrated Circuits** (wafers >\$10M)
- **Update hardware in field** (security updates, new features, bug fixes)
- **Replace obsolete hardware** (configure FPGA to “emulate” obsolete component”

FPGAs in the Wild

Ease of use:

- New HW designs in ~1 day
- Design portability

Cost:

- \$1 for low-cost FPGAs
- \$100K for rugged/large FPGAs

Products with FPGAs:

- Consumer electronics
- DoD Programs
- Automotive
- Networking equipment
- Test/Measurement equipment




FPGA Demo: Yoshi's Nightmare on our class FPGA




We can configure the FPGA to emulate video game system driving a display


NES Classic
Circuit Board



FPGA replacing
CPU/GPU,
RAM, Flash



Meet Our FPGA: Xilinx Artix7 on a BASYS3 PCB



This week we design/simulate/program an FPGA!

- **Monday:**

- (morning) Project 0: Program your FPGA with a pre-made file to play “Yoshi’s Nightmare”
- (morning) Project 1: Build a half adder circuit with logic gates on a breadboard
- (afternoon) Project 2: Design/Program your FPGA to behave like a half adder
- (afternoon) Project 3: Simulate your half adder project

- **Tuesday:**

- Project 4: Design/Simulate/Program your FPGA to behave as a calculator
- Project 5: Design/(Simulate)/Program your FPGA to behave as a UART to communicate with your computer.

- **Wednesday:**

- Project 6.0: Design/(Simulate)/Program your FPGA to play basic Pong
- Project 6.1: Add Pong features: scoring, keyboard control, sounds, etc

- **Thursday:**


- Project 6.1 continued: Add more Pong features: scoring, keyboard control, sounds, etc

- **Friday**

- Project Brief Outs

Project 0: Program FPGA to Play Yoshi's Nightmare in 7 Easy Steps!


1. Open Vivado on laptop
2. Connect BASYS3 to laptop with micro-usb cable
3. Connect BASYS3 to monitor with VGA cable
4. Open Hardware Manager in Vivado
 1. Click "autoconnect"
 2. Select Program File "nightmare.bit"
 3. Click "Program"
5. Use center pushbutton to start game
6. Use left/right/up pushbutton to move Yoshi
7. Try to score more than 620 points



Project 0 Goals:

- 1) Run Vivado FPGA EDA software
- 2) Program FPGA to do something

FPGA hardware behavior controlled by “logic gates” that implement Boolean equations



| INPUT | | OUTPUT |
|-------|---|---------|
| A | B | A AND B |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

“AND” logic gate



FPGAs contain up to 20 million logic gates!

Project 1: Add two binary numbers (half adder) with logic gates on a breadboard

Decimal to binary conversion

| Decimal number | Binary number |
|----------------|---------------|
| 0 | 0 |
| 1 | 1 |
| 2 | 10 |
| 3 | 11 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |
| 8 | 1000 |
| 9 | 1001 |
| 10 | 1010 |

Half Adder (Decimal)

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 2$$

Half Adder (Binary)

$$0 + 0 = 00$$

$$0 + 1 = 01$$

$$1 + 0 = 01$$

$$1 + 1 = 10$$

Project 1 Goals:

1) Learn about logic gates


2) Build a physical circuit with logic gates

We can build a half-adder circuit with two logic gates

Half Adder "Truth Table"

| Inputs | | Outputs | |
|--------|---|---------|---|
| A | B | C | S |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Half Adder "Circuit" with XOR and AND "Gates"



| INPUT | | OUTPUT |
|-------|---|---------|
| A | B | A XOR B |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

| INPUT | | OUTPUT |
|-------|---|---------|
| A | B | A AND B |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


- Note that our FPGA (Artix7 A35T has **35000** gates inside it!)

Let's build our 5V half-adder with logic gates on a breadboard


Half Adder
"Truth Table"

| Inputs | | Outputs | |
|--------|---|---------|---|
| A | B | C | S |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Half Adder "Circuit" with
XOR and AND "Gates"



Distribution Statement A: Approved for Public Release;
Distribution is unlimited.



Datasheets show pin connections for the “gates” in our half adder

AND Gate Datasheet

SN5408, SN54LS08, SN54S08
SN7408, SN74LS08, SN74S08
QUADRUPLE 2-INPUT POSITIVE-AND GATES
SOL5030 - DECEMBER 1983 - REVISED MARCH 1986

- Package Options Include Plastic “Small Outline” Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input AND gates.

The SN5408, SN54LS08, and SN54S08 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7408, SN74LS08 and SN74S08 are characterized for operation from 0° to 70°C .

FUNCTION TABLE (each gate)

| INPUTS | | OUTPUT |
|--------|---|--------|
| A | B | Y |
| H | H | H |
| L | X | L |
| X | L | L |

logic symbol†

logic diagram (positive logic)

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, N, and W packages.

XOR Gate Datasheet

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community

TEXAS INSTRUMENTS

SN54AHCT86, SN74AHCT86
SCL5250N - OCTOBER 1995 - REVISED AUGUST 2014

SNx4AHCT86 Quadruple 2-Input Exclusive-OR Gates

TEXAS INSTRUMENTS

SN54AHCT86, SN74AHCT86
SCL5250N - OCTOBER 1995 - REVISED AUGUST 2014

6 Pin Configuration and Functions


SN54AHCT86 ... J OR W PACKAGE
SN74AHCT86 ... D, DB, DG, N, NS,
OR PW PACKAGE
(TOP VIEW)

SN74AHCT86 ... RGY PACKAGE
(TOP VIEW)


SN54AHCT86 ... FK PACKAGE
(TOP VIEW)

NC - No internal connection


Project 1: Assemble breadboard




1) Place components on breadboard



2) Add blue wires, LEDs, and 330 ohm resistors




3) Add red wires to blue button and 330 ohm resistor




4) Add black wire to "0V" and white wire to "5V"

Project 1: Assemble breadboard




5) Connect blue, red, white, black wires to XOR gate. Connect 9V battery to power supply


Let's test our half-adder breadboard solution




Inputs: A=0,B=0
outputs: C=0,S=0



Inputs: A=1,B=0
outputs: C=0,S=1



Inputs: A=0,B=1
outputs: C=0,S=1



Inputs: A=1,B=1
outputs: C=1,S=0

| Inputs | | Outputs | |
|--------|---|---------|---|
| A | B | C | S |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Half Adder "Truth Table"

Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Introduction to FPGAs

Lecture 2: Design/Simulate

FPGA Design with Vivado

Adam Duncan

Vivado and FPGA Design 101

Xilinx **Vivado** a software program used to design, program, simulate your FPGA.

We write a code in a hardware description language (HDL) like **Verilog** to specify the intended hardware behavior of the FPGA.

Vivado compiles the Verilog and automatically places logic gates inside the FPGA to realize the intended FPGA functionality.

Vivado produces a **bitstream** file that is loaded into the physical FPGA to configure the FPGA behavior.

Verilog 101: Verilog, module, assign

A Verilog **module** is a hierarchical block in Verilog within input/output ports

An **assign** statement performs assignments and arithmetic operations on ports and wires within a module.

```
module top(  
    output LED  
);  
assign LED = 1;  
endmodule
```

Vivado 101: XDC files

Xilinx **Vivado** a software program that turns Verilog into a bitstream file that can configures the hardware behavior of an FPGA.

Xilinx design constraints (**XDC**) files map FPGA physical pins to Verilog top-level module ports.

```
set_property PACKAGE_PIN U16 [get_ports {LED}]  
set_property IOSTANDARD LVCMOS33 [get_ports {LED}]
```


Project 2: Create half adder Vivado project from scratch

0) Open Vivado and create new project with default options

1) New Project

- Click “Do not specify sources at this time”

2) Select Part “xc7a35ticpg236-1L”

Follow steps outlined in below link if needed:
<https://users.wpi.edu/~rjduck/Basys3%20Vivado%20Decoder%20Tutorial.pdf>

Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Project 2 Goals:

1) Use Vivado to create an FPGA design

2) Use Vivado to program your FPGA design

Project 2: Create half adder Vivado project from scratch

3) create design file “top.v”

```
module top(  
    input A, // input port  
    input B, // input port  
    output SUM, // output port  
    output CARRY // output port  
);  
  
    assign SUM = A ^ B; // bitwise xor  
    assign CARRY = A & B; // bitwise and  
  
endmodule
```


4) create constraints file “top.xdc”

```
set_property PACKAGE_PIN V17 [get_ports A]  
set_property IOSTANDARD LVCMOS33 [get_ports A]  
set_property PACKAGE_PIN V16 [get_ports B]  
set_property IOSTANDARD LVCMOS33 [get_ports B]  
set_property PACKAGE_PIN U16 [get_ports SUM]  
set_property IOSTANDARD LVCMOS33 [get_ports SUM]  
set_property PACKAGE_PIN E19 [get_ports CARRY]  
set_property IOSTANDARD LVCMOS33 [get_ports CARRY]
```


Follow steps outlined in below link as needed
<https://users.wpi.edu/~rjduck/Basys3%20Vivado%20Decoder%20Tutorial.pdf>

Program half adder bitstream FPGA on BASYS3

- Open “Hardware Manager” in Vivado
- Click “Program Device”
- Select “top.bit” from “~/WHS/Projects/student_p1.runs/impl_1” or equivalent directory
- After FPGA is programmed toggle SW0,SW1
 - You should see LED0,LED1 toggle



Half adder Vivado Project View



Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Open Synthesized Design to see “logic gate” usage

The screenshot displays the Vivado 2020.1 IDE interface for a project named 'Vivado_P1_half_adder'. The main window shows the 'SYNTHESIZED DESIGN' for the device 'xc7a35ticpg236-1L'. The 'Schematic' view is active, showing a logic diagram of a half-adder. The diagram includes inputs A and B, each connected to an IBUF (Input Buffer) block. The outputs of the IBUFs are connected to two LUT2 (Look-Up Table 2) blocks, which are circled in red and labeled 'Logic Gates'. The LUT2 blocks are labeled 'CARRY_OBUF_inst_i_1' and 'SUM_OBUF_inst_i_1'. The outputs of the LUT2 blocks are connected to OBUF (Output Buffer) blocks, which are labeled 'CARRY_OBUF_inst' and 'SUM_OBUF_inst'. The final outputs are CARRY and SUM. The left sidebar shows the 'SYNTHESIS' section with 'Open Synthesized Design' and 'Schematic' highlighted by red arrows. The bottom console shows the following logs:

```
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adamdunc/repos/whs/Vivado_P1_half_adder/Vivado_P1_half_adder.srscs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/adamdunc/repos/whs/Vivado_P1_half_adder/Vivado_P1_half_adder.srscs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 ; Memory (MB): peak = 8295.992 ; gain = 0.000 ; free physical = 10169 ; free virtual = 19006
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 ; Memory (MB): peak = 8483.727 ; gain = 425.098 ; free physical = 10077 ; free virtual = 18914
```

Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

FPGA 101: Simulations

FPGA **simulations** allow you to control and observe the behavior of your Verilog code.

Simulations are useful for assessing performance and debugging.

Simulations allow you to control/observe signals internal to the circuit running on the FPGA.

Verilog 101: Testbenches

A Verilog **testbench** is an HDL file that instantiates a Verilog module to simulate its behavior.

Testbench uses Verilog code to stimulate the module being tested.

Project 3: Simulate your half adder


- 0) Open your half adder Vivado project
- 1) Create simulation source “tb_top.v”
- 2) Add code as directed in the Project 3 README

Follow steps outlined in below link if needed:
<https://users.wpi.edu/~rjduck/Basys3%20Vivado%20Decoder%20Tutorial.pdf>

Project 3 Goals:

- 1) Use Vivado to simulate an FPGA design

Project 3: Create tb_top.v testbench file and simulate



Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Run Vivado “Simulate”

Scope

| Name | Design ... | Block T... |
|--------|------------|------------|
| tb_top | tb_top | Verilog Mo |
| UU_top | UU_top | Verilog Mo |
| gbl | gbl | Verilog Mo |

Objects

| Name | Value | Data Ty... |
|-------|-------|------------|
| a | 1 | Logic |
| b | 1 | Logic |
| sum | 0 | Logic |
| carry | 1 | Logic |

Waveform Viewer

| Name | Value | 0.000000 us | 1.000000 us | 2.000000 us | 3.000000 us |
|-------|-------|-------------|-------------|-------------|-------------|
| a | 1 | | | | |
| b | 1 | | | | |
| sum | 0 | | | | |
| carry | 1 | | | | |

Tcl Console

```
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 ; Memory (MB): peak = 8928.723 ; gain = 129.062 ; free physical = 9509 ; free virtual = 18503
update_compile_order -fileset sim_1
run_all
test complete
```

Sim Time: 4 us

Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Project 4: Design/Simulate/Program your FPGA to be a calculator

1) Add code as directed in the Project 4 README

See [github/adamdunc/whs](https://github.com/adamdunc/whs) for README


Follow steps outlined in below link if needed:
<https://users.wpi.edu/~rjduck/Basys3%20Vivado%20Decoder%20Tutorial.pdf>

Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Project 3 Goals:

1) Learn useful Verilog syntax and features
2) Utilize 7-segment LEDs

Project 4 Step 1: Design/Simulate Calculator



Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Project 4 Step 2: Note increased logic gate usage

The screenshot displays the Vivado IDE interface for a project named 'Vivado_P2_calculator_simple'. The main window shows a 'SYNTHESIZED DESIGN' with a 'Netlist' tab selected. The netlist lists various components, including input buffers (IBUF), output buffers (OBUF), and carry logic (CARRY4). The 'Cell Properties' panel shows details for a 'Z_OBUF[3]_inst_i_1' cell, which is a 'CARRY4' type. The 'Schematic' tab shows a complex logic diagram with multiple logic gates and carry blocks. The 'Tcl Console' at the bottom displays various warnings and information messages, including a warning about a missing port and a critical warning about a 'set_property' command. The console also shows the results of a synthesis run, including the number of logic gates (43 Cells), I/O ports (32 I/O Ports), and nets (75 Nets).

Activities Vivado

Fri 12:23

Vivado_P2_calculator_simple - [/home/adamdunc/repos/whs/Vivado_P2_calculator_simple/Vivado_P2_calculator_simple.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

write_bitstream Complete

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
- Set Up Debug
- Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
- Report Methodology
- Report DRC
- Report Noise
- Report Utilization
- Report Power
- Schematic

IMPLEMENTATION

- Run Implementation

Sources Netlist

- A_IBUF[7]_inst (IBUF)
- B_IBUF[0]_inst (IBUF)
- B_IBUF[1]_inst (IBUF)
- B_IBUF[2]_inst (IBUF)
- B_IBUF[3]_inst (IBUF)
- B_IBUF[4]_inst (IBUF)
- B_IBUF[5]_inst (IBUF)
- B_IBUF[6]_inst (IBUF)
- B_IBUF[7]_inst (IBUF)
- GND (GND)
- VCC (VCC)
- Z_OBUF[0]_inst (OBUF)
- Z_OBUF[1]_inst (OBUF)
- Z_OBUF[2]_inst (OBUF)
- Z_OBUF[3]_inst (OBUF)
- Z_OBUF[3]_inst_i_1 (CARRY4)

Cell Properties

Name: Z_OBUF[3]_inst_i_1

Reference name: CARRY4

Type: CarryLogic

General Properties Nets Cell Pins

Project Summary Device top.v Schematic

43 Cells 32 I/O Ports 75 Nets

Tcl Console

WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [/home/adamdunc/repos/whs/Vivado_P2_calculator_simple/Vivado_P2_calculator_simple.srcs/constrs_1/imports/Vivado_P2_calculator/top.xdc:125]

CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adamdunc/repos/whs/Vivado_P2_calculator_simple/Vivado_P2_calculator_simple.srcs/constrs_1/imports/Vivado_P2_calculator/top.xdc:125]

Resolution: If [get <value>] was used to populate the object, check to make sure this command returns at least one valid object.

Finished Parsing XDC File [/home/adamdunc/repos/whs/Vivado_P2_calculator_simple/Vivado_P2_calculator_simple.srcs/constrs_1/imports/Vivado_P2_calculator/top.xdc]

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00 . Memory (MB): peak = 8376.246; gain = 0.000; free physical = 15583; free virtual = 20251

INFO: [Project 1-111] Unisim Transformation Summary:

No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13; elapsed = 00:00:08 . Memory (MB): peak = 8577.086; gain = 451.377; free physical = 15477; free virtual = 20156

Type a Tcl command here

Distribution Statement A: Approved for Public Release;
Distribution is unlimited.


Verilog 101: always, reg

An **always** block executes any time the contents within its parenthesis toggle.

A **reg** is a register

```
module top(  
    input [7:0] A, input [7:0] B, output reg [15:0] Z  
);  
always @ (*)  
begin  
    if (btnU == 1)  
        Z = A + B;  
    else if (btnL == 1)  
        Z = A / B;  
end  
endmodule
```


Project 4 Step 3: Modify calculator to include always block to select more operands



Introduction to FPGAs


Lecture 3: Sequential Logic, UART

Adam Duncan

Sequential logic 101: Clocks and Memory




Combinational: output toggles after input (No memory)




Sequential: output toggles with input, previous state, and clock signal edge (Memory)

UART 101: Parallel versus Serial




An 8-bit data bus, controlled by a clock, transmitting a byte every clock pulse. 9 wires are used.

Serial interfaces stream their data, one single bit at a time. These interfaces can operate on as little as one wire, usually never more than four.




Example of a serial interface, transmitting one bit every clock pulse. Just 2 wires required!

UART 101: Hardware blocks to convert between serial and parallel data



Project 5: Design/(simulate)/Program FPGA to function as UART to communicate with PC



Project 5 Goals:

1) Communicate with FPGA from PC


2) Experience sequential logic and UARTs

Project 5 Step 1: Instantiate “uart_rx” and “uart_tx” modules

```

32 module uart_rx #
33 (
34     parameter DATA_WIDTH = 8
35 )
36 (
37     input wire          clk,
38     input wire          rst,
39
40     /*
41      * AXI output
42      */
43     output wire [DATA_WIDTH-1:0] m_axis_tdata,
44     output wire          m_axis_tvalid,
45     input wire          m_axis_tready,
46
47     /*
48      * UART interface
49      */
50     input wire          rxd,
51
52     /*
53      * Status
54      */
55     output wire          busy,
56     output wire          overrun_error,
57     output wire          frame_error,
58
59     /*
60      * Configuration
61      */
62     input wire [15:0]    prescale
63 );
64
65

```



```

32 module uart_tx #
33 (
34     parameter DATA_WIDTH = 8
35 )
36 (
37     input wire          clk,
38     input wire          rst,
39
40     /*
41      * AXI input
42      */
43     input wire [DATA_WIDTH-1:0] s_axis_tdata,
44     input wire          s_axis_tvalid,
45     output wire          s_axis_tready,
46
47     /*
48      * UART interface
49      */
50     output wire          txd,
51
52     /*
53      * Status
54      */
55     output wire          busy,
56
57     /*
58      * Configuration
59      */
60     input wire [15:0]    prescale
61 );
62

```



Project 5 Step2: Connect UART RX and UART TX modules together with axis_tdata, axis_tvalid, axis_tready

The screenshot displays the Vivado IDE interface for a project named 'Vivado_P3_uart'. The left sidebar shows the 'Flow Navigator' with various design steps. The 'PROJECT MANAGER' pane shows the 'Sources' list with 'uart.v' selected. The 'Source File Properties' pane shows details for 'uart.v', including its location, type (Verilog), and size (2.0 KB). The main editor window shows the Verilog code for the 'uart.v' module, which includes a 'module top' definition with inputs for CLK, RX, and TX, and outputs for axis_tdata, axis_tvalid, and axis_tready. The code also defines a prescale value and a reset signal. The bottom pane shows the 'Design Runs' table, which lists the synthesis and implementation runs.

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAM | URAM | DSP | Start | Elapsed | Run Strategy |
|---------|-------------|----------------------------|-------|-------|-------|-------|-------|-------------|---------------|-----|----|------|------|-----|------------------|----------|---|
| synth_1 | constrs_1 | Synthesis Out-of-date | | | | | | | | 104 | 75 | 0.0 | 0 | 0 | 3/31/21, 2:33 PM | 00:00:00 | Vivado Synthesis Defaults (Vivado Synthesis 2020.1) |
| impl_1 | constrs_1 | Implementation Out-of-date | 4.516 | 0.000 | 0.168 | 0.000 | 0.000 | 0.064 | 0 | 103 | 75 | 0.0 | 0 | 0 | 3/31/21, 2:33 PM | 00:00:00 | Vivado Implementation Defaults (Vivado Implementation 2020.1) |

Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Project 5 step 3: Add logic inside FPGA to “modify” the ASCII values inside the FPGA



Distribution Statement A: Approved for Public Release;
Distribution is unlimited.

Project 6: Generate Basic “Pong” Game

- Open Project 6 Vivado Pong project
 - Add Verilog to drive VGA output from FPGA
 - (See README for specific files and lines to add)
 - Generate bitstream
 - Program bitstream on FPGA
- Connect VGA output from FPGA board to monitor
- Use “left” and “right” keys to control paddle
- We will use this as the base for our final project!



See [github/adamdunc/whs](https://github.com/adamdunc/whs) for README

Project 6 Goals:

- 1) Build simple Pong game on FPGA
- 2) Customize Pong with your group!