

# FPGA Lecture 1

Adam Duncan Ph.D.

# Class Introduction

**About Me:** Electrical/Computer Engineer at NSWC Crane

**Class Goals:** 1) Learn about FPGAs. 2) Program FPGAs to do fun things.

**Class SW Materials:** <https://github.com/adamdunc/whs>

# This week we will do fun things with FPGAs!

- **Mon:**
  - Build basic logic circuits on breadboards
  - Build basic logic circuits on FPGA
  - Introduce FPGA design project
- **Tues/Wed/Thurs:**
  - Work on FPGA design project
- **Monday**
  - Project Brief Outs

# Field-Programmable Gate Arrays (FPGAs) are “Programmable Hardware” devices



## CPU

- ~1 inch<sup>2</sup> with ~10 billion transistors
- Fast (~3GHz)
- Hardware does one thing really well (execute code)




## FPGA

- ~1 inch<sup>2</sup> with ~10 billion transistors
- Not as Fast (~500MHz)
- Hardware can be programmed to do anything

# FPGA hardware behavior configured by “Bitstream” file

**CPU**




CPU is always CPU Datapath

**FPGA**




Custom  
Sensor  
Bitstream



FPGA is now  
customized sensor  
driver/sampler




Neutral  
Network  
Bitstream



FPGA is now  
Neural Network  
Datapath



CPU  
Bitstream



FPGA is now CPU  
Datapath

# FPGAs in the Wild

## Ease of use:

- New HW designs in ~1 day
- Design portability

## Cost:

- \$1 for low-cost FPGAs
- \$100K for rugged/large FPGAs

## Products with FPGAs:


- Consumer electronics
- DoD Programs
- Automotive
- Networking equipment
- Test/Measurement equipment



# FPGA Benefits for Department of Defense


- **HW ultimately drives performance** (SW optimizations limited by HW)
- **Parallelization** (i.e. 35 parallel ALUs executing at same time)
- **Unique needs** (read non-standard sensors at deterministic time intervals)
- **Consolidates PCB circuitry** (CPU + sensor logic + display driving)
- **Prototype Custom Integrated Circuits** (wafers >\$10M)
- **Update hardware in field** (security updates, new features, bug fixes)
- **Replace obsolete hardware** (configure FPGA to “emulate” obsolete component”

# Meet Our FPGA: Lattice ICE40 (\$9 FPGA)





# FPGAs use “logic gates” that implement Boolean equations



INPUT		OUTPUT
A	B	A AND B
0	0	0
0	1	0
1	0	0
1	1	1

“AND” logic gate




FPGAs can contain up to 20 million logic gates!  
(Our FPGA has ~3000 logic gates)

# Project 1: AND gate with a breadboard

Input (Blue)	Input (Red)	Output (Green)
0	0	0
0	1	0
1	0	0
1	1	1

AND gate truth table




Blue LED lit if **blue button** pushed

Red LED lit if **red button** pushed

Green LED lit only if **blue button AND red button** pushed


# Project 1 Step1: Blue Button

1. Connect PS module to breadboard
  1. Make sure PS “+ and –” line up with breadboard “+ and –”
2. Connect 9V adapter to PS module
3. Connect 9V to 9V adapter
4. Connect blue button just below PS module
5. Connect wire between “+” column and top button pin
6. Connect blue LED between bottom button pin and lower row on breadboard
  1. Make sure longer blue LED lead is the lead connected to top button pin
7. Connect 1000 ohm resistor from bottom LED lead to “-” column
8. Turn on the “PS on switch”
9. **Press the blue button and verify the blue LED is lit when pressed**



# Project 1 Step2: Red Button


1. Connect red button near bottom of breadboard
2. Connect wire between "+" column and bottom button pin
3. Connect blue LED between bottom switch pin and lower row on breadboard
  1. Make sure longer red LED lead is the lead connected to bottom button pin
4. Connect 1000 ohm resistor from top LED lead to "-" column
5. Turn on the "PS on switch"
6. **Press the red switch and verify the red LED is lit when pressed**






# Project 1 Step3: AND Gate

1. Place 14-pin AND Gate in middle of breadboard
2. Connect wire between AND pin 1 and bottom blue LED pin
3. Connect wire between AND pin 2 and top red LED pin
4. Connect wire between AND pin 7 and “-” column
5. Connect wire between AND pin 14 and “+” column
6. Connect LED from AND pin 3 to “-” column”
  1. Make sure longer LED pin is connected to AND pin 3
7. **Demonstrate circuit functions as AND**
  1. **i.e. Green LED only on if blue and red buttons pushed together**



# Project 1 Step3: AND Gate

1. Place 14-pin AND Gate in middle of breadboard
2. Connect wire between AND pin 1 and bottom blue LED pin
3. Connect wire between AND pin 2 and top red LED pin
4. Connect wire between AND pin 7 and “-” column
5. Connect wire between AND pin 14 and “+” column
6. Connect LED from AND pin 3 to “-” column”
  1. Make sure longer LED pin is connected to AND pin 3
7. **Demonstrate circuit functions as AND**
  1. **i.e. Green LED only on if blue and red buttons pushed together**



# Project 1 Step4: other Gates

1. Replace AND gate with either NAND, OR, XOR, XNOR
2. Write out the truth table below for the gate you chose.
3. How is it different than the AND Truth table?


Input (Blue)	Input (Red)	Output (Green)
0	0	0
0	1	0
1	0	0
1	1	1

AND gate truth table

Input (Blue)	Input (Red)	Output (Green)
0	0	?
0	1	?
1	0	?
1	1	?

Truth table for your gate

Replace this with  
NAND, OR, XOR, XNOR



# FPGA basics

Lattice “**iCEcube2**” is a software program used to design and compile code to program your FPGA in this class.

We write a code in a hardware description language (HDL) like **Verilog** to specify the intended hardware behavior of the FPGA.

iCEcube2 compiles the Verilog and automatically places logic gates inside the FPGA to realize the intended FPGA functionality.

iCEcube2 produces a **bitstream** file that is loaded into the physical FPGA to configure the FPGA behavior.

Lattice “**Diamond Programmer**” is a software program used to physically load a bitstream into your FPGA in this class



# Verilog basics

A Verilog **module** is a hierarchal block in Verilog within input/output ports

An **assign** statement performs assignments and arithmetic operations on ports and wires within a module.



```
module top(  
    output LED  
);  
assign LED = 1;  
endmodule
```

**Arithmetic operators** can be added to Verilog statements

```
module top(  
    input button1,  
    input button2,  
    output LED  
);  
assign LED = button1 & button2; // Logical AND arithmetic operator  
endmodule
```

# Project 2: Program the FPGA using Diamond Programmer

1. Connect Alchitry Cu to laptop USB-C
2. Open Diamond Programmer SW
3. Click "Open an existing project" or "File>Open File"
  1. P2\_board\_blink/Counter.xcf
4. Design>Program
5. Should see blue text appear in lower left and then green LED should blink




# Project 3: Program basic logic gate behavior into the FPGA

- **Goal: Use the FPGA to imitate the breadboard behavior**
  - Write Verilog code to tell the FPGA how to behave in hardware
  - Compile the Verilog code into a “**bitstream**” file
  - Load the bitstream into the FPGA
  - Connect some “buttons” to show the FPGA in action


# Project 3 Step 1: Create AND project in ICEcube2

1. Open iCEcube2 SW
2. File>New Project
3. Type Project Name = P3\_AND
4. Set Device Family = ICE40
5. Set Device = HX8K
6. Set Device Package = CB132
7. Click Next




# Project 3 Step 2: Create AND project in ICEcube2

1. Add Files should pop up
2. Select files in P3\_AND:
  1. AND.pcf
  2. AND.v
3. Click the “>>” icon so they show up in the “Files to Add”
4. Click Finish




# Project 3 Step 4: Create AND gate design in FPGA

1. Double click AND.v
2. Add three lines of code  
assign LED0 = BTN0;  
assign LED1 = BTN1;  
assign LED2 = BTN1 & BTN0;




# Project 3 Step 5: Run “Synplify” and run “P&R”

1. Make iCEcube2 SW open
2. ;
3. Click “run Synplify”
  1. Wait for green check mark
4. Click “run P&R”
  1. Wait for green check mark



# Project 3 Step 6: Place Alchitry Br on Alchitry Cu


1. Connect Alchitry Br on top of Alchitry Cu
2. Make sure all four connectors are snug






# Project 3 Step 7: Connect buttons to Alchitry Br

1. Connect white and black wire pair to Blue button
2. Connect white and black wire pair to Red button
3. Connect one pair to the set of two pins on the Br board
4. Connect the other pair to the other set of two pins on the Br board
5. Final assembly should look like the picture on the right




# Project 3 Step 8: Launch Diamond Programmer and open AND.xcf

1. Open Diamond Programmer SW
2. Select “Open an existing programmer project”
3. Choose **P3\_AND\_files/AND.xcf**
4. Click “Open”




# Project 3 Step 9: Select AND .bin file

1. Make sure Diamond Programmer SW is open
2. Select File under File Name
3. Navigate to:  
**P3\_AND/P3\_AND\_Implement/sbt/outputs/bitmap/**
4. Select **AND\_gate\_bitmap.bin**
5. Click Open




# Project 3 Step 10: Program AND into FPGA

1. Click Program Icon (or Design>Program)
2. Click buttons and observe AND behavior
3. Make sure you see blue text with “operation successful” in bottom left




**LEDs for AND  
behavior**



# Project 3 Step 11: Change AND to XOR

1. Change arithmetic operate from AND (&) to XOR (^)
  1. Assign LED2 = BTN1 ^ BTN0;
2. Click save to save AND.v
3. Rerun “Run Synplify”
4. Rerun “Run P&R”
5. Make sure all check marks green
6. Repeat step “Program into FPGA” on previous slide
7. Press the Red and Blue buttons to verify that the FPGA incorporated your change
8. Try others below as well:

&	reduction AND
	reduction OR
~&	reduction NAND
~	reduction NOR
^	reduction XOR
~^ or ^^	reduction XNOR



# Project 4: Build a video game system!


- **Turn the Alchitry Cu into a video game system by programming FPGA to:**

- Run game engine
- Create VGA video
- Implement a controller
- Transmit score to LEDs






# Project 4: What it could look like ...



Final base design will look something like this ...




The VGA output should look like this ...

# Project 4 Step 1: Connect to VGA module

Make the following connections

VGA pin screw connector	Connection	Name
1	330 ohm resistor	R
2	330 ohm resistor	G
3	330 ohm resistor	B
13	1000 ohm resistor	Hsync
14	1000 ohm resistor	Vsync
16 (GND)	Wire (cut wire from resistor)	GND

Screw  
connector  
pin 16  
(GND)




Screw connector pin 1



# Project 4 Step 2: Connect ribbon cable to Alchitry Br

Make the following connections


Alchitry Br Pin #	Ribbon Connector Color
1	Grey
2	Purple
3	Blue
4	Green
5	Yellow
6	Orange



# Project 4 Step 3: Connect ribbon cable to resistors and wires on VGA board


Make the following connections

VGA pin screw connector	Connection	Ribbon Connector Color	Name
1	330 ohm resistor	Purple	R
2	330 ohm resistor	Blue	G
3	330 ohm resistor	Green	B
13	1000 ohm resistor	Yellow	Hsync
14	1000 ohm resistor	Orange	Vsync
16 (GND)	Wire (cut wire from resistor)	Grey	GND




# Project 4 Step 4: Create pong project in iCEcube2

1. Open iCEcube2 SW
2. File>New Project
3. Type Project Name = P4\_pong
  1. Set Device Family = ICE40
  2. Set Device = HX8K
  3. Set Device Package = CB132
4. Click Next




# Project 4 Step 5: Create pong project in ICEcube2

1. Add Files should pop up
2. Select files in P4\_pong:
  1. pong.pcf
  2. pong.v
  3. hsync\_generator.v
3. Click the ">>" icon so they show up in the "Files to Add"
4. Click Finish




# Project 4 Step 5: Run “Synplify” and run “P&R”

1. Click “run Synplify”
  1. Wait for green check mark
2. Click “run P&R”
  1. Wait for green check mark




# Project 4 Step 6: Load files into IceCube2





# Project 4 Step 7: Make edits to pong.v



The VGA output should look like this ...

1. Check to see if you see output on VGA monitor
2. Verify buttons work to move paddle
3. Go into the snippets directory and use files to make modifications to pong.v to add features to your design

This PC > Documents > WHS > whs_2022 > P4_pong_files >			
Name	Date modified	Type	Size
snippets	5/15/2022 10:40 PM	File folder	
hvsync_generator.v	5/11/2022 9:01 PM	V File	1 KB
pong.pcf	5/15/2022 9:55 PM	PCF File	2 KB
pong.v	5/15/2022 10:19 PM	V File	5 KB
pong.xcf	5/14/2022 11:10 PM	GIMP 2.10.14	4 KB

# Backup



# IceCube2 License (Should be done ahead of lesson)

- Free license at link below:
- <https://www.latticesemi.com/Support/Licensing/DiamondAndiCEcube2SoftwareLicensing/iceCube2>

“Review your Web Account information below. [ [Edit](#) ]Name: John Doe  
Email: john.doe@gmail.com

Fill in the Software License Request Form and Submit.

Finding the Host NIC:

For Windows, from an MS-DOS window, use the ipconfig /all command

For Linux, from the command prompt, use the ifconfig -a command

After submitting the form successfully, a new license file with instructions on how to install will be emailed to you.”