

步骤 1 Tensorflow 搭建 Lenet 神经网络

1 搭建网络

```
label 8 has 2931 data
label 9 has 2907 data

In [3]: model = tf.keras.models.Sequential([
    tf.keras.layers.Conv2D(6, (5,5), activation='relu', input_shape=(32, 32, 1)),
    tf.keras.layers.MaxPooling2D(2, 2),

    tf.keras.layers.Conv2D(16, (5,5), activation='relu'),
    tf.keras.layers.MaxPooling2D(2,2),

    tf.keras.layers.Flatten(),
    tf.keras.layers.Dense(84, activation='relu'),
    tf.keras.layers.Dense(65, activation='softmax')
])
model.summary()
```

2 载入数据集

```
In [3]: from tensorflow.keras.preprocessing.image import ImageDataGenerator
train_datagen = ImageDataGenerator(rescale=1./255)
validation_datagen = ImageDataGenerator(rescale=1./255)

train_generator = train_datagen.flow_from_directory(
    'train',
    color_mode='grayscale',
    target_size=(32, 32),
    batch_size=128,
    class_mode='categorical')
validation_generator = validation_datagen.flow_from_directory(
    'test',
    color_mode='grayscale',
    target_size=(32, 32),
    batch_size=32,
    class_mode='categorical')

Found 52063 images belonging to 65 classes.
Found 5520 images belonging to 65 classes.
```

3 开始训练

```
In [9]: history = model.fit(
    train_generator,
    steps_per_epoch=8,
    epochs=100,
    verbose=1,
    validation_data = validation_generator,
    validation_steps=8)

8/8 [=====] - 11s 1s/step - loss: 0.2013 - accuracy: 0.9512 - val_loss: 0.2409 - val_accuracy: 0.9414
Epoch 53/100
8/8 [=====] - 8s 1s/step - loss: 0.2109 - accuracy: 0.9453 - val_loss: 0.2272 - val_accuracy: 0.9258
Epoch 54/100
8/8 [=====] - 13s 2s/step - loss: 0.2104 - accuracy: 0.9512 - val_loss: 0.2676 - val_accuracy: 0.9414
Epoch 55/100
8/8 [=====] - 7s 815ms/step - loss: 0.1630 - accuracy: 0.9502 - val_loss: 0.1698 - val_accuracy: 0.9688
Epoch 56/100
8/8 [=====] - 8s 974ms/step - loss: 0.2052 - accuracy: 0.9561 - val_loss: 0.1672 - val_accuracy: 0.9531
Epoch 57/100
```


4 训练完成，导出模型

```
In [4]: bias1.tofile("hls_bias1.txt",sep=',\n',format='%s')
bias2.tofile("hls_bias2.txt",sep=',\n',format='%s')
bias3.tofile("hls_bias3.txt",sep=',\n',format='%s')
bias4.tofile("hls_bias4.txt",sep=',\n',format='%s')
weights1.tofile("hls_weights1.txt",sep=',\n',format='%s')
weights2.tofile("hls_weights2.txt",sep=',\n',format='%s')


In [6]: hls_filter1=np.swapaxes(filter1,0,2)
hls_filter1=np.swapaxes(hls_filter1,1,3)
hls_filter1=np.swapaxes(hls_filter1,0,1)
```

步骤 2 Vivado HLS 设计图像处理算法


1 设计算法



2 进行 C Simulation, Synthesis, C/RTL Cosimulation




3 导出 IP 核



步骤 3 Vivado HLS 设计神经网络推理计算程序

1 编写程序




2 添加并行优化


```
void Conv1_Cal(){
    #pragma HLS ARRAY_PARTITION variable=conv1 complete dim=2
    #pragma HLS ARRAY_PARTITION variable=conv1 complete dim=1
    #pragma HLS ARRAY_PARTITION variable=layer2 complete dim=1
    #pragma HLS ARRAY_PARTITION variable=layer1 complete dim=1

    CONV1_SIZE1:
    for(int i=0;i<CONV1_SIZE;i++){
        CONV1_SIZE2:
        for(int j=0;j<CONV1_SIZE;j++){
            CONV1_ROW:
            for(int row=0;row<LAYER2_SIZE;row++){
                CONV1_COL:
                for(int col=0;col<LAYER2_SIZE;col++){
                    #pragma HLS PIPELINE
                    CONV1_OUTD:
                    for(int out_d=0;out_d<LAYER2_DEPTH;out_d++){
                        if(i==0&&j==0){
                            layer2[out_d][row][col]=layer1[0][row+i][col+j]*conv1[out_d][0]
                        }
                        else{
                            layer2[out_d][row][col]+=layer1[0][row+i][col+j]*conv1[out_d][i]
```

3 进行 C Simulation, Synthesis, C/RTL Cosimulation




4 导出 IP 核




步骤 4 Verilog 编写摄像头驱动程序

1 编写程序



2 时序仿真




步骤 5 Vivado Block Design 设计


1 汇集 RTL 模块与 IP 核

ip_hdmi_driver	2020/8/24 10:06	文件夹
ip_hls_box	2020/8/24 11:11	文件夹
ip_hls_lenet	2020/8/24 11:11	文件夹
ip_hls_top	2020/8/24 11:11	文件夹
ov_carplate.cache	2020/8/24 13:54	文件夹
ov_carplate.hw	2020/8/24 11:07	文件夹
ov_carplate.ip_user_files	2020/8/24 13:55	文件夹
ov_carplate.runs	2020/8/24 13:58	文件夹
ov_carplate.sim	2020/8/24 11:07	文件夹
ov_carplate.srcs	2020/8/24 13:46	文件夹
rtl_button_driver	2020/8/24 10:06	文件夹
rtl_ov5640_driver	2020/8/24 10:06	文件夹
ov_carplate.tcl	2020/8/24 10:15	TCL 文件

2 添加 IP 目录



3 构建 Block Design



The screenshot displays the Vivado 2019.2 IDE. The top menu bar includes File, Edit, Flow, Tools, Reports, Window, Layout, and View. The left sidebar contains the Project Manager and IP Integrator. The Project Manager shows the project structure for 'ov_carplate'. The Flow Navigator on the left shows the 'BLOCK DESIGN - ov_carplate' with a 'Sources' tab. The 'Sources' tab lists 'Design Sources (1)' and 'ov_carplate'. The 'ov_carplate' source is expanded, showing 'ov_carplate' and 'ov_carplate'. The 'ov_carplate' source is selected, and the 'Generate Output Products...' menu option is highlighted. The right pane shows a block design diagram for 'OV5640_DRIVE.v' with a 'Designer Assistance available. Run Connection Automation' message.

The screenshot shows the Xilinx Vivado 2019.2 IDE. The top bar indicates the project is 'ov_carplate' located at 'D:/Project/ov_carplate/Vivado/ov_carplate.xpr'. The 'BLOCK DESIGN - ov_carplate' window is open, showing the 'constraints.xdc' file. The constraints are as follows:

```

1: #set_property PACKAGE_PIN V8 [get_ports {cam_scl_0}]; # "JB10"
2: #set_property PACKAGE_PIN W3 [get_ports {cam_sda_0}]; # "JB4"
3:
4: set_property PACKAGE_PIN V8 [get_ports {IIC_0_scl_io}]
5: set_property IOSTANDARD LVCMOS33 [get_ports {IIC_0_scl_io}]
6: set_property PACKAGE_PIN W3 [get_ports {IIC_0_sda_io}]
7: set_property IOSTANDARD LVCMOS33 [get_ports {IIC_0_sda_io}]
8: set_property PULLUP true [get_ports {IIC_0_sda_io}]
9: set_property PULLUP true [get_ports {IIC_0_scl_io}]
10:
11: set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets cmos_pclk_i_0_IBUF]
12:
13: set_property PACKAGE_PIN P16 [get_ports {A_0}]; # "BTNC"
14: set_property PACKAGE_PIN R16 [get_ports {A_1}]; # "BTND"
15:
16: set_property PACKAGE_PIN AA11 [get_ports {cmos_data_i_0[0]}]; # "JA0"
17: set_property PACKAGE_PIN AB10 [get_ports {cmos_data_i_0[1]}]; # "JA8"
18: set_property PACKAGE_PIN Y10 [get_ports {cmos_data_i_0[2]}]; # "JA3"
19: set_property PACKAGE_PIN AB9 [get_ports {cmos_data_i_0[3]}]; # "JA9"
20: set_property PACKAGE_PIN AA9 [get_ports {cmos_data_i_0[4]}]; # "JA4"
21: set_property PACKAGE_PIN AA8 [get_ports {cmos_data_i_0[5]}]; # "JA10"
22: set_property PACKAGE_PIN W12 [get_ports {cmos_data_i_0[6]}]; # "JB1"

```

The screenshot shows the Vivado IDE interface for a project named 'BLOCK DESIGN - ov_carplate'. The 'Design Runs' tab is selected, showing a table of synthesis results. A dialog box titled 'Bitstream Generation Completed' is open on the right, indicating that the bitstream generation was successful. The dialog provides options for the next steps: 'Open Implemented Design' (selected), 'View Reports', 'Open Hardware Manager', 'Generate Memory Configuration File', and 'Don't show this dialog again'.

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LU...
✓ synth_1 (active)	constrs_1	synth_design Complete!								0.00
✓ impl_1	constrs_1	write_bitstream Complete!	0.131	0.000	0.049	0.000	0.000	2.419	0	77.89
Out-of-Context Module Runs										
✓ ov_carplate		Submodule Runs Complete								
✓ ov_carplate_Lenet_HLS_0_0_synth_1	ov_carplate_	synth_design Complete!								10.34
✓ ov_carplate_OV5640_DRIVE_0_0_syr	ov_carplate_	synth_design Complete!								0.04
✓ ov_carplate_axi_bram_ctrl_0_0_synth	ov_carplate_	synth_design Complete!								0.44
✓ ov_carplate_axi_bram_ctrl_1_0_synth	ov_carplate_	synth_design Complete!								0.45
✓ ov_carplate_axi_dma_0_0_synth_1	ov_carplate_	synth_design Complete!								1.00
✓ ov_carplate_xbar_0_synth_1	ov_carplate_	synth_design Complete!								2.23
✓ ov_carplate_auto_pc_7_synth_1	ov_carplate_	synth_design Complete!								0.00
✓ ov_carplate_auto_pc_0_synth_1	ov_carplate_	synth_design Complete!								0.85
✓ ov_carplate_auto_pc_1_synth_1	ov_carplate_	synth_design Complete!								0.81
✓ ov_carplate_auto_pc_2_synth_1	ov_carplate_	synth_design Complete!								
✓ ov_carplate_auto_pc_3_synth_1	ov_carplate_	synth_design Complete!								
✓ ov_carplate_auto_pc_4_synth_1	ov_carplate_	synth_design Complete!								
✓ ov_carplate_auto_pc_5_synth_1	ov_carplate_	synth_design Complete!								

Bitstream Generation Completed

Bitstream Generation successfully completed.

Next

☒ Open Implemented Design

☐ View Reports


☐ Open Hardware Manager

☐ Generate Memory Configuration File

☐ Don't show this dialog again


OK Cancel

7 Export Hardware




步骤 6 使用 Vitis 进行 PS 端与 IP 配置


1 新建工程



2 初始化 IP



3 Build Project, 进行初步测试



步骤 7 PS 端图像处理算法设计

1 编写子过程函数

```

168 void my_delay();
169 // BFS
170 int Bfs_Bounding_Edge();
171 // Cut plate get single char
172 void Get_Plate_Pic();
173 int Get_UpLow_Boundary();
174 void Get_Project_Array();
175 void Get_Characters_Edge();
176 void Get_Single_Char();
177 void Max_Interval_Resize(u8 *src,u8 *dst,int src_r,int src_c,int dst_r,int dst_c);
178 u8 Otsu_Implement(u8 *src,int src_r,int src_c);
179 void Threshold_Binary(u8 *src,u8 threshold,int src_r,int src_c);

```


2 进一步整合拼接

```

225
226 while (1){
227     status=Bfs_Bounding_Edge();
228     if(status==0){
229         continue;
230     }
231     Get_Plate_Pic();
232     thre=Otsu_Implement(plate_pic,PLATE_ROWS,PLATE_COLS);
233     Threshold_Binary(plate_pic,thre,PLATE_ROWS,PLATE_COLS);
234
235     status=Get_UpLow_Boundary();
236     if(status==0){
237         continue;
238     }
239     Get_Project_Array();
240     Get_Characters_Edge();
241     Get_Single_Char();
242     Xil_DCacheDisable();
243     recognition_result[0]=Run_Lenet(char1_r);
244     recognition_result[1]=Run_Lenet(char2_r);

```

3 Build Project



4 连接串口，上板验证测试

