# 步骤 1 Tensoflow 搭建 Lenet 神经网络

#### 1 搭建网络

#### 2 载入数据集


#### 3 开始训练

## 4 训练完成,导出模型


```
In [4]: bias1.tofile("hls_bias1.txt",sep=',\n',format='%s')
    bias2.tofile("hls_bias2.txt",sep=',\n',format='%s')
    bias3.tofile("hls_bias3.txt",sep=',\n',format='%s')
    bias4.tofile("hls_bias4.txt",sep=',\n',format='%s')
    weights1.tofile("hls_weights1.txt",sep=',\n',format='%s')
    weights2.tofile("hls_weights2.txt",sep=',\n',format='%s')
In [6]: hls_filter1=np.swapaxes(filter1,0,2)
    hls_filter1=np.swapaxes(hls_filter1,1,3)
    hls_filter1=np.swapaxes(hls_filter1,0,1)
```

# 步骤 2 Vivado HLS 设计图像处理算法


# 1 设计算法



## 2 进行 C Simulation, Synthesis, C/RTL Cosimulation



## 3 导出 IP 核



# 步骤 3 Vivado HLS 设计神经网络推理计算程序

#### 1 编写程序

```
Vivado HLS 2019.2 - Lenet HLS Final (D:\ADAM_GALLAS\materials\01_Vivado_HLS\Lenet_HLS_Final\Lenet_HLS_Final)
File Edit Project Solution Window Help
□ □ B Outline Directive
Explorer ≅

✓ 

✓ Lenet HLS Final

                                                                                                                                                                                                    • conv1 bias : const dtype[]
                                          220
                                                                                                                                                                                                    ../weights/hls_bias1.txt

y 

■ Source

                                                                                                                                                                                                    • conv2 : const dtvpe∏∏∏
                                                           }
                                                                                                                                                                                                    ../weights/hls_filter2.txt
        return;
                                          224
                                                                                                                                                                                                    • conv2_bias : const dtype[]
                                         224 return;
225 }
226 int Lenet_HLS(dtype_in input_layer[INPUT_LENGTH],int id){
227 #pragma HLS INTERFACE s_axilite port=id
228 #pragma HLS INTERFACE axis register both port=input_layer
229 #pragma HLS INTERFACE s_axilite port=return
    > 🝅 conv_optimization
                                                                                                                                                                                                    ../weights/hls bias2.txt
                                                                                                                                                                                                    • ° weight1 : const dtype[][
                                                                                                                                                                                                    ../weights/hls_weights1.txt
                                                                                                                                                                                                    • ° bias1 : const dtype[]
                                                                                                                                                                                                    ./weights/hls_bias3.txt
                                                      dtype_in data_buf[INPUT_LENGTH];

• ° weight2 : const dtype∏

                                                      COPY:
for(int i=0;i<INPUT_LENGTH;i++){
    data_buf[i].data = input_layer[i].data;
    data_buf[i].dest = input_layer[i].dest;
    data_buf[i].de = input_layer[i].dig;
    data_buf[i].keep = input_layer[i].keep;
    data_buf[i].ster = input_layer[i].last;
    data_buf[i].ster = input_layer[i].last;
    data_buf[i].ster = input_layer[i].user;</pre>
                                                                                                                                                                                                    ../weights/hls_weights2.txt
                                                                                                                                                                                                    ../weights/hls bias4.txt
                                                                                                                                                                                                     relu(dtype) : dtype
                                                                                                                                                                                                    my_tanh(dtype) : dtype
                                                                                                                                                                                                     Conv1 Cal(): void
                                                                                                                                                                                                    Pool1_Cal(): void

    Conv2 Cal0 : void

 Pool2 Cal(): void

                                                      J
LOAD_ROW:
for(int i=0;i<LAYER1_SIZE;i++){</pre>
                                                                                                                                                                                                    Fullc1_Cal(): void
                                          244
                                                             LOAD COL:

    Fullc2 Cal(): void

                                                            LOAD_CUE:
for(int j=0;j<LAYER1_SIZE;j++){
  int index = i*LAYER1_SIZE+j;
  layer1[0][i][j]=((float)(data_buf[index].data))/255.0;</pre>
                                                                                                                                                                                                    Biggest_Element(): int


    Flatten_Layer() : void

                                                                                                                                                                                                   Lenet_HLS(dtype_in[], int) : int
```


# 2 添加并行优化

```
void Conv1 Cal(){
#pragma HLS ARRAY_PARTITION variable=conv1 complete dim=2
#pragma HLS ARRAY PARTITION variable=conv1 complete dim=1
#pragma HLS ARRAY_PARTITION variable=layer2 complete dim=1
#pragma HLS ARRAY_PARTITION variable=layer1 complete dim=1
    CONV1_SIZE1:
    for(int i=0;i<CONV1 SIZE;i++){</pre>
         CONV1 SIZE2:
         for(int j=0;j<CONV1_SIZE;j++){</pre>
             CONV1 ROW:
             for(int row=0;row<LAYER2_SIZE;row++){</pre>
                 CONV1 COL:
                 for(int col=0;col<LAYER2_SIZE;col++){</pre>
#pragma HLS PIPELINE
                      CONV1_OUTD:
                      for(int out_d=0;out_d<LAYER2_DEPTH;out_d++){</pre>
                          if(i==0&&j==0){
                              layer2[out_d][row][col]=layer1[0][row+i][col+j]*conv1[out_d][0
                              layer2[out_d][row][col]+=layer1[0][row+i][col+j]*conv1[out_d][
```

# 3 进行 C Simulation, Synthesis, C/RTL Cosimulation




# 4 导出 IP 核




# 步骤 4 Verilog 编写摄像头驱动程序

# 1 编写程序



# 2 时序仿真




# 步骤 5 Vivado Block Design 设计


# 1 汇集 RTL 模块与 IP 核

<pre>ip_hdmi_driver</pre>	2020/8/24 10:06	文件夹	
<pre>ip_hls_box</pre>	2020/8/24 11:11	文件夹	
<pre>ip_hls_lenet</pre>	2020/8/24 11:11	文件夹	
<pre>ip_hls_top</pre>	2020/8/24 11:11	文件夹	
ov_carplate.cache	2020/8/24 13:54	文件夹	
ov_carplate.hw	2020/8/24 11:07	文件夹	
ov_carplate.ip_user_files	2020/8/24 13:55	文件夹	
ov_carplate.runs	2020/8/24 13:58	文件夹	
ov_carplate.sim	2020/8/24 11:07	文件夹	
ov_carplate.srcs	2020/8/24 13:46	文件夹	
rtl_button_driver	2020/8/24 10:06	文件夹	
rtl_ov5640_driver	2020/8/24 10:06	文件夹	
au complete tel	2020/0/24/10:15	TCL TH	EO ND


## 2 添加 IP 目录




# 3 构建 Block Design




#### 4 Generate Output Product, Create HDL Wrapper




### 5 编写约束文件



#### 6 Synthesis, Implementation, Generate Bitstream




#### 7 Export Hardware




# 步骤 6 使用 Vitis 进行 PS 端与 IP 配置


## 1 新建工程



#### 2 初始化 IP



3 Build Project,进行初步测试



# 步骤 7 PS 端图像处理算法设计

## 1 编写子过程函数

# 2 进一步整合拼接

```
n ps7_corte
                                 while (1){
                                       status=Bfs Bounding Edge();
                     227
                                       if(status==0){
                     229
                                            continue;
                                                                                                                                                                                                         B
                     230
                     231
                                       Get_Plate_Pic();
                                       thre=Ota_Implement(plate_pic,PLATE_ROWS,PLATE_COLS);
Threshold_Binary(plate_pic,thre,PLATE_ROWS,PLATE_COLS);
                     232
233
                     234
                     235
                                       status=Get_UpLow_Boundary();
                     236
                                       if(status==0){
                     237
238
                                            continue;
                                       Get_Project_Array();
Get_Characters_Edge();
                     239
                                       Get_Single_Char();
Xil_DCacheDisable();
                     241
                     242
                                       recognition_result[0]=Run_Lenet(char1_r);
recognition_result[1]=Run_Lenet(char2_r);
```

### 3 Build Project

```
√ 01 Vitis - ov finalbd2 app/src/main.c - Vitis IDE

File Edit Xilinx Project Window Help
□ ▼ □ □ □ ♥ ▼ ⑤ ≠ □ ∅ ■ ♦ ▼ ○ ▼
                                                                                                                                                                                         Quick Access
                                     ☐ Se int kun_Lenet(us "pt);
S Explorer ≅
                                                    v 185

→ ■ ov finalbd2

   ov 1
   v @ c
              Add Application Project...
                                                                    xil_printf("\n------Hello World,Enter Main!\n");
              Add Library Project...
                                                                    // Configure OV5640 IIC
Configure_IIC_CAM();
// Configure HLS IP
Configure_HLS();
           □ Paste
                                                       Ctrl+V
      v ( 8) Refresh
                                                                    // Configure DMA
Configure_DMA();
           import Sources
                                                                     // Configure_VDMA
Configure_VDMA();
           Build Project
                                                                    Configure Vmix();
              Clean Project
                                                                    // Configure Button
Configure_Btn();
// Configure BRAM
Configure_Bram();
           Create Boot Image
           Program Flash
              C/C++ Build Settings
                                                                     Bram_Selftest();
```

# 4 连接串口,上板验证测试

