Arithmetic Implemented By MIPS Logic Operations

Adam Golab
San Jose State University
emon.golab@live.com

Abstract— This document contains a detailed thorough explanation regarding basic mathematical operations including addition, subtraction, multiplication, and division, using MIPS assembly language. Included within the report, is an explanation regarding both normal and logical procedures.

I. Introduction

As found on the missouri state website, MARS is short for MIPS Assembler and Runtime Simulator. True to its description, MARS is a relatively small interactive development IDE for developing in MIPS assembly language. Using this tool, we will not only utilize the MIPS assembly language itself, but also the functions that MARS provides for us to perform these mathematical calculations. The project objectives are as follows:

- > Accurately install and run the simulator
- ➤ Implement basic arithmetic calculations with both the provided MIPS mathematical and logical operations
- > Test and ensure accuracy of the results using the simulator

II. INSTALLATION AND SETUP

A. Downloading MARS

MARS is provided publicly for students to utilize. The program can be downloaded at any time from the following link:

http://courses.missouristate.edu/KenVollmar/mars/. The version used in this report is MARS 4.5.

B. Downloading and Extracting the Project

To begin, start out by downloading the given zip for the project from the SJSU Canvas website. The direct link to the assignment can be found here. Once downloaded, unzip the folder and you should notice 6 files as shown in Fig. 1.

After the file has been successfully unzipped, you should notice 6 asm files in the specified directory:



Fig. 1. Files

C. Opening the Project

Open Mars4_5.jar, then navigate to the extracted folder containing the following files:

- 1. "cs47 common macro.asm"
- "cs47 proj alu logical.asm"
- 3. "cs47 proj alu normal.asm"
- 4. "cs47 proj macro.asm"
- 5. "cs47 proj procs.asm"
- 6. "proj-auto-test.asm"

Click on 'File' and then 'Open' and select each of the 6 files one and a time as shown in Fig. 2




Fig. 2. Folder Navigation

Once all 6 files have been successfully opened, you should see tabs that can be switched from one to another that include the file names.

III. Environment Configuration

As specified in the project instructions, we must properly set up our programming environment. To do this, we must navigate to the 'Settings' tab, and make sure all of the selections as shown below in Fig. 3 are selected. We do this not only because of the project specifics, but for our own convenience down the line.




Fig. 3. Environment Settings

A. Environment Settings

Once all of the settings above are selected, we have completed our first objective and are ready to move on to begin the next step.

IV. Arguments and I/O of Arithmetic Procedures

We'll begin by initially discussing the normal procedure. This task will be completed and implemented in the "cs47_proj_alu_normal.asm" file. Speaking arguments and output, this procedure will take in a total of three arguments and return with two outputs. The three arguments are as follow:

- 1. \$a0 holds the first value
- 2. \$a1 holds the second value
- 3. \$a2 holds the specific operation code

The outputs on the other hand, include register \$v0 and register \$v1. Where with addition and subtraction, the result will be stored in \$v0. Multiplication will utilize both \$v0 and \$v1 where \$v0 will contain the LO portion and \$v1 will contain the HI portion. With Division, \$v0 will contain the quotient, and \$v1 will contain the remainder.

V. IMPLEMENTATION OF NORMAL ARITHMETIC PROCEDURES

Before beginning, it's important to be aware that in most programming scenarios, the standard MIPS arithmetic procedures will suffice for basic calculations.

In this case, the basic MIPS arithmetic procedures will suffice for our Normal Procedure program. With the given three arguments, we must initially check with operation we're going to complete by looking at \$a2. It can be broken down into 4 cases:

1. \$a2 equals '+'

If the a2 equals '+' in ascii, then it should jump to addition instruction.

2. \$a2 equals '-'

If the a2 equals '-' in ascii, then it should jump to subtraction instruction.

3. \$a2 equals '*'

If the a2 equals '*' in ascii, then it should jump to multiplication instruction

4. \$a2 equals '/'

If the a2 equals '/' in ascii, then it should jump to division instruction

```
au_normal:
                  $a2, '+', ADD
         bea
                  $a2, '-', SUB
         beq
                  $a2, '*', MUL
         beq
                  $a2, '/', DIV
         beq
ADD:
         add
                  $v0, $a0, $a1
         jr
                  $ra
SUB:
         sub
                  $v0, $a0, $a1
                  $ra
         jr
MUL:
         mult
                  $a0, $a1
         mflo
                  $v0
         mfhi
                  $v1
                  $ra
         jr
DIV:
         div
                  $a0, $a1
         mflo
                  $v0
         mfhi
                  $v1
         jr
                  $ra
```

Fig. 4. Implementation of Normal Arithmetic

VI. IMPLEMENTATION OF LOGICAL ARITHMETIC PROCEDURES

Similar to the implementation of the normal arithmetic procedures, the logical implementation mirrors the basics with just a few minor differences. The logical arithmetic procedures utilize a few utility macros that function 'behind the scenes' in the provided "cs47_proj_macro.asm" file. Before getting into actual assembly implementation, it's important to understand the underlying logical behind each of the operations themselves.

A. Addition and Subtraction Operations

Binary Addition Process




Fig. 5. Binary Addition Process

With Binary Addition, a sum bit and a carry bit will be produced as shown above in Fig. 5. This process is known as half addition being that it doesn't consider the previous carry bit from the steps before. To achieve full bit by bit addition, there must be two arguments including the two input bits, and a third argument that contains a carry bit from the previous bit position. For full addition, the general method of circuit implementation can be used. Start by gathering minterms for each output and express the equation in POS format. Then, we can use a K-map to reduce as shown below:

Full Adder




Fig. 6. K-map Reduction

Once the equation is determined a reduced, the digital implementation can be done. However, it is also important to note for later, that when dealing with 2's complement, an overflow condition might occur; which eventually should be accounted for.

Binary Ripple Carry Adder




Fig. 7. Binary Ripple Carry Adder

Looking at Fig. 7, you'll notice adding multiple single bit full-adders can be grouped together to form one complete adder.

Binary Ripple Carry Subtractor




Fig. 8. Binary Ripple Carry Subtractor

When comparing Fig. 8 and Fig. 7, they're identical aside from a few minor differences. The two differences being, B is inverted for subtraction, and the carry is 1 incase of subtraction, where as for the addition the carry is 0.

Simplification of Adder/Subtractor




Fig. 9. Simplified Bit by Bit Adder/Subtractor

A few simplifications later as seen in Fig. 9, the two can be merged into a more efficient cleaner bit by bit generic carry adder and subtractor. The translation and implementation in assembly for this generic ripple carry circuit is fairly straightforward.

```
# Utility bit by bit generic ripple carry circuit
.macro generic_carry($storeOne, $storeTwo, $one, $two, $carry)
    xor    $t7, $one, $two
    xor    $storeOne, $t7, $carry
    and    $t6, $one, $two
    and    $t5, $carry, $t7
    or    $storeTwo, $t5, $t6
.end_macro
```

Fig. 10. Generic Ripple Carry Adder-Subtractor

The generic_carry macro as shown in Fig. 10 is used alongside with two other utility macros when dealing with the logical addition and subtraction procedure. The two other utility macros include:

1. extract nth bit

This macro will return a value at a certain index in a provided bit pattern. This macro default returns locally. Meaning, if the extracted_nth_bit needs to be saved, it needs to be load addressed into a saved register. This macro is given a \$source which is a source register, which contains a bit pattern in which it will get extracted from. It is also given a \$pos which holds the bit position, as well as a \$storeReg which is where the extracted bit will go.

Fig. 11. Extraction Implementation

2. insert to nth bit

This macro is used to insert either a 0 or 1 into a specified bit pattern anywhere throughout one of its 32 indexes which can range from 0 up to 31. Like the previous macro above, this macro also default returns locally. Meaning, its result if wanted needs

to be saved into a local saved register via load address. This macro is given a \$pos which is the insertion position, a \$insert which contains the bit that will be inserted, and finally a \$mask which is a temporary register where the mask will be altered and created. It also contains \$storeReg which is where the output will be stored.

```
# Sets register to 1
.macro set_n_to_one($storeReg ,$source, $pos)
    sllv
            $storeReg, $t7, $pos
            $storeReg, $storeReg, $source
.end_macro
# Sets register to 0-1
.macro insert_to_nth_bit($storeReg, $pos, $insert, $mask)
            $mask, $zero, set_one
    set_n_to_one($storeReg, $mask, $insert)
                                                 # insert 1
            $storeReg, $storeReg, $zero
                                                 # invert
    and
            $storeReg, $storeReg, $pos
set_one:
    set_n_to_one($storeReg, $pos, $insert)
end:
.end_macro
```

Fig. 12. Insertion Implementation

With those few utility macros in hand, we can now move on towards implementing our common addition and subtraction logical procedure. Looking below at the provided flowchart Fig. 13, for our common procedure. The translation to assembly becomes once again fairly straight forward so long as we follow the chart;




Fig. 13. Flowchart

With the chart in mind, we can write a common macro for addition and subtraction being:

```
1. add sub logical
```

```
add sub logical:
                $s2, $zero, 0
        addi
                $s3, $zero, 0
                                         # s = 0
                                         # Entered Argument
                $50, 0($a1)
        la
                $s1, 0($a0)
                                         # Entered Argument
                $a0, 0($a2)
        la
        extract_nth_bit($s4, $a0, $zero)# Save LSB
                $54, adding
        begz
                                         # $50 = ~$50
                $s0, $s0, $zero
adding:
        la
                $a0, 0($s1)
        la
        extract_nth_bit($s5, $a0, $a1) # Save ith bit of Argument
                $a0, 0($s0)
                $a1, 0($s2)
        la
        extract_nth_bit($t0, $a0, $a1) # Save ith bit of Argument
                $a0, 0($s5)
$a1, 0($t0)
        la
        generic_carry($t1, $s4, $a0, $a1, $a2) # Save $t1 for insertion check
                $a0. 0($s5)
                                                 # and store $s4 overflow bit
                $a1, 0($t0)
                $a2, 0($s4)
        generic_carry($zero, $s4, $a0, $a1, $a2) # Save overflow bit into $s4
                $t1, ignore_insert
                                        # if $t1 = 0, dont insert anything
        begz
                $a0, 0($s3)
        la
                $a1, 0($s2)
                $a2. 0($t1)
        la
        insert_to_nth_bit($s3, $a0, $a1, $a2) # Save S[i]
ignore_insert:
                $s2, $s2, 1
                                        # 1++
        addi
                $52, 32, end
        bge
                adding
end:
                $v0, 0($s3)
                $v1, 0($s4)
                                         # Overflow bit
```

Fig. 14. Common Add/Sub Implementation

Looking above at Fig. 14, you'll notice since we have 32-bits, an initial loop is created to run 32 times. Recalling from earlier above, we also must be aware of the overflow condition, and save the overflow bit.

Onwards, we have two logical procedures that will end up calling add_sub_logical. The two logically procedures are as follow:

1. add logical

This procedure will eventually call on the add_sub_logical procedure to perform addition. Being that \$a2 is the determining register for the specific operation, it will be set to 0x00000000.

Fig. 15. Addition Implementation

2. sub logical

Likewise, this procedure will also eventually call on the add_sub_logical procedure however to perform subtraction. Being that \$a2 is the

determining register for the specific operation, it will be set to 0xFFFFFFF.

Fig. 16. Subtraction Implementation

B. Multiplication Operation

With the completion of addition and subtraction, we're ready to move on towards multiplication. This is where the HI and LO register come in hand. Once again, before getting into the raw assembly code, it's important to understand the background and logic of what is taking place. We'll stick with unsigned multiplication to start out with, because ultimately with the help of XOR of the MSB in both the operands, we'll be able to tell if the result should be positive or negative. We start out by looking below at Fig. 17 for an example of binary multiplication:

Paper-Pencil Binary Multiplication




Fig. 17. Binary Multiplication

With that concept from Fig. 17 in mind, the flowchart for the binary multiplication algorithm becomes fairly straight forward:

Binary Multiplication Algorithm




Fig. 18. Multiplication Flowchart

From the flowchart, it becomes even easier to implement the algorithm circuit wise. What's important to take away from this however, is that we have a multiplicand and a multiplier. Both of which are 32-bit numbers. That being said, when the product and multiplier come together, it results in a single 64-bit register. The implemented circuit from the flowchart above resembles Fig. 19 below:

Simplified Sequential Multiplier




Fig. 19. Multiplier Circuit

With that, we're almost ready to begin implementing the multiplication procedure in MARS. Before doing so, we need the help of a few macros:

1. twos complement(\$num)

The two's complement procedure takes in a \$num and outputs its inverse. Being a positive number to a negative number. Likewise a negative number to a positive number.

```
# Returns two's comp of a number
.macro twos_complement($num)
    nor $a0, $num, $zero
    li $a1, 1
    li $a2, '+'
    jal au_logical
.end_macro
```

Fig. 20. Implementation of twos_complement

2. twos complement if neg(\$num)

The two's complement if negative procedure does essentially the same thing, but only if \$num is negative. It checks if the number is negative or not, and will act appropriately if it's not negative.

Fig. 21. Implementation of twos_complement_if_neg

3. twos_complement_64bit(\$lo, \$hi)

The two's complement 64 bit procedure will output the inverse of an entered 64 bit number. This is achieved with shifting and adding with the inverse of the \$lo and the \$hi.

```
# Utility macro
.macro twos complement 64bit($lo, $hi)
                   $s0, $lo, $zero
$s1, $hi, $zero
      nor
                   $a0, 0($s0)
$a1, $zero, 1
                                                            # shift lo
# ++
      li
jal
                   $a2, '+'
au_logical
                                                            # 10++
      move
la
move
li
jal
                   $0, $v0
$t7, 0($v1)
$a0, 0($s1)
$a1, $t7
$a2, '+'
                                                            # save lo++
                                                           # shift hi
# shift $t7
                                                           # hi + $t7
# save hi + $t7
                    au_logical
# Returns replicated bi
.macro bit_replicator($bit)
addi $t7, $zero, 0
                   $t7, $zero, 0
$bit, 0, zero
$t7, $zero, 0xFFFFFFF
     beq
addi
                                                                              # if bit is zero, continue to zero
# $t7 = 1
.end_macro
```

Fig. 22. Implementation of twos complement 64bit

4. bit replicator(\$bit)

The bit replicator procedure will take in either a 0x1 or a 0x0 bit pattern and repeat either of them. This procedure will result in an 0x00000000 or an 0xFFFFFFFF depending on the entered bit.

```
# Returns replicated bit
.macro bit_replicator($bit)
  addi $t7, $zero, 0  # $t7 = 0
  beq $bit, 0, zero  # if bit is zero, continue to zero
  addi $t7, $zero, 0xffffffff # $t7 = 1
zero:
  la $v0, 0($t7)
.end_macro
```

Fig. 23. Implementation of bit_replicator

Glancing up back towards Fig. 19, we can generate a flowchart that will help us further implement the unsigned multiplication procedure.

Unsigned Multiplication




Fig. 24. Unsigned Multiplication Flowchart

We initially begin by having the upper half of the multiplier register equal zero. We then AND the multiplier with the Least Significant Bit of the multiplier which comes to get repeated where it eventually becomes X = M & R. That being said, it then get loaded into the upper half of the multiplier. LO then gets shifted which in turn makes the Most Significant Bit of LO equal the Least Significant Bit of HI. HI then in turn gets shifted, which eradicates the Least Significant Bit. This process gets repeated following this instance 31 more times. Looking back up at the flowchart above, it can be translated into assembly like so:

```
# Unsigned multiplication
.macro mul_unsigned($mcnd, $mplr)
    addi
                    $sp, -28
            $sp,
    SW
            $fp,
                    28($sp)
    SW
            $ra,
                    24($sp)
            $mcnd, 20($sp)
    SW
            $mplr, 16($sp)
    SW
    SW
             $50,
                    12($sp)
    SW
             $51,
                     8($sp)
    addi
            $fp,
                    $sp, 28
            $50, 0
    li
                                  # i = 0
    li
            $51, 0
                                  # h = 0
                                  # L = Multiplier
    la
            $s2, 0($mplr)
    la
             $s3, 0($mcnd)
                                  # M = Multiplicand
loop:
    move
            $a0, $s2
    extract_nth_bit($t0, $a0, $zero) # Save LSB of L
            $a0, 0($t0)
    la
    bit_replicator($a0)
            $t2, 0($v0)
                                   #R = R final
    la
    and
            $t1, $s3, $t2
                                   #X = M \& R
                                   # $a0 = H
            $a0, 0($s1)
    la
            $a1, 0($t1)
    la
                                   # $a1 = X
    li
            $a2, '+'
    jal
            au_logical
                                   \# sum = H + X
            $s1, $v0
                                   #H=H+X
    move
                                   \# L = L >> 1
    srl
            $52, $52, 1
                                   # H
             $a0, 0($s1)
    la
    extract_nth_bit($a2, $a0, $zero) # Save LSB of H
            $a0, 0($s2)
    la
    addi
            $a1, $zero, 31
    insert_to_nth_bit($s2, $a0, $a1, $a2) # Save L
            $$1, $$1, 1
                                   # H = H >> 1
                                   \#\ I = I + 1
    addi
            $50, $50, 1
                                   # if i == 32, return
            $s0, 32, return
    bge
             loop
    j
return:
    la
             $v0, 0($s2)
    la
            $v1, 0($s1)
    lw
            $fp,
                    28($sp)
                    24($sp)
    lw
            $ra,
    lw
            $mcnd, 20($sp)
             $mplr, 16($sp)
    lw
    lw
             $50,
                    12($sp)
    lw
             $51,
                     8($sp)
    addi
             $sp,
                    $sp, 28
.end_macro
```

Fig. 25. Unsigned Multiplication Implementation

From there recalling from above, the process of determining whether the result should be positive or negative is relatively simple. We can utilize an XOR with both of the original arguments Most Significant Bits and determine whether or not the result should be positive or negative. Looking

below, depending on the output of the XOR, we'll either return the output or the two's complement of the output for whatever it should be:

```
# Signed multiplication
.macro mul_signed($mcnd, $mplr)
    addi
            $sp,
                    $sp, -28
                    28($sp)
    SW
            $fp,
            $ra,
                    24($sp)
    SW
            $mcnd, 20($sp)
    SW
            $mplr, 16($sp)
    SW
            $50,
                    12($sp)
    SW
            $s1,
                    8($sp)
    SW
                    $sp, 28
    addi
            $fp,
    la
            $50, 0($mcnd)
                              # initial N1
            $s1, 0($mplr)
                              # initial N2
    la
    la
            $a0, 0($s0)
    twos_complement_if_neg($a0) # two's comp for N1
            $s2, 0($v0)
                              # new N1
    la
            $a0, $s1
    move
    twos_complement_if_neg($a0) # two's comp for N2
            $t7, 0($v0)
                              # new N2
    la
            $a0, 0($s2)
    la
            $a1, 0($t7)
    la
    mul_unsigned($a0, $a1)
                              # N1 * N2
            $t6, 0($v0)
                              # Rlo
            $t0, 0($v1)
                              # Rhi
    la
    la
            $a0, 0($s0)
                              # initial N1
    addi
            $a1, $zero, 31
    extract_nth_bit($s6, $a0, $a1) # Rlo - $s6
            $a0, 0($s1)
                              # initial N2
    la
    addi
            $a1, $zero, 31
    extract_nth_bit($s7, $a0, $a1) # Rhi - $s7
            $s0, $s6, $s7
                              # $s0 = $a0[31] xor $a1[31]
    xor
    bne
            $50, 1, return
            $a0, 0($t6)
                              # $a0 = Rlo
    la
    la
            $a1, 0($t0)
                              # $a1 = Rhi
    twos_complement_64bit($a0, $a1)
            $t6, 0($v0)
                             # new Rlo
    la
    la
            $t0, 0($v1)
                              # new Rhi
return:
            $v0, $t6
                              # return Rlo
    move
            $v1, $t0
                              # return Rhi
    move
end:
    lw
            $fp,
                   28($sp)
                    24($sp)
    lw
            $ra,
    lw
            $mcnd, 20($sp)
            $mplr, 16($sp)
    lw
    lw
            $s0,
                    12($sp)
                    8($sp)
    lw
            $s1.
    addi
            $sp.
                    $sp, 28
.end macro
```

Fig. 26. Signed Multiplication Implementation

C. Division Operation

Before moving onward to complete the final step of division, it is important to be sure that we have properly implemented the addition, subtraction, and multiplication operations. Division in a way, is similar to addition and shifting. The only difference is, it utilizes subtracting and shifting to the left.

Paper-Pencil Binary Division




Fig. 27. Binary Division

From Fig. 27, we can furthermore create a binary division algorithm that looks as follows:

Binary Division Algorithm




Fig. 28. Binary Division Algorithm

Looking at Fig. 28, the flowchart represents a 32-bit Binary Division Algorithm. That being said, we'll need a single 32-bit register as well as a single 64-bit register. The single 64-bit register will be two 32-bit registers combined. These registers will resemble the Quotient and the Remainder. As shown above, the algorithm will find the largest number it is able to divide by, then repeat following that instance another 31 times resulting in a Quotient and a final Remainder. From the flowchart above, we can construct a simplified binary division circuit as follows:

Simplified Binary Division Circuit




Fig. 29. Binary Division Circuit

From the circuit above, Fig. 29, we can come to deriving an Unsigned Division algorithm to implement for MIPS as follows:

Unsigned Division




Fig. 30. Unsigned Division Algorithm

Looking at the algorithm above, we notice it starts out by initially shifting the remainder to the left. Following that, the Most Significant Bit gets pulled from the dividend. Following that, the dividend shifts to eradicate the Most Significant Bit. The result of the remainder is then stored and then subtracted by the divisor. That result will then be checked if it is a positive number, and if so will be placed in the remainders register. Finally, finishing a single iteration, a counter gets incremented. Following this single instance, the process will continue to repeat for another 31 iterations. The Unsigned Division implementation in MIPS looks as follows:

```
# Unsigned Division
.macro div_unsigned($dvnd, $dvsr)
    addi
             $sp.
                    $sp, -28
                    28($sp)
    SW
             $fp,
                    24($sp)
    SW
             $ra,
             $dvnd, 20($sp)
    SW
             $dvsr, 16($sp)
    SW
                    12($sp)
    SW
             $50,
    SW
             $51.
                     8($sp)
                    $sp, 28
             $fp,
    li
             $s1, 0($dvnd)
                                  \# Q = dvnd
    li
                                  \# R = 0
             $s3, 0($dvsr)
                                  \# D = dvsr
    la
    sll
                                  \# R = R << 1
             $a0, 0($s1)
    la
    add
             $a1, $zero, 31
    extract_nth_bit($a2, $a0, $a1)
                                       # $v0 = Q[31]
             $a0, 0($s2)
    la
    li
             $a1. 0
    insert_to_nth_bit($s2, $a0, $a1, $a2) # $s2 = R
    sll
             $s1, $s1, 1
                                  # 0 = 0 << 1
             $a0, 0($s2)
    la
             $a1, 0($s3)
    la
    addi
             $a2. $zero.
    jal
             au_logical
                                  # $t7 = R - D
             $t7, $v0
    move
                                  # if $t7 is negative, jump to neg
             $t7, 0, neg
    blt
             $s2, 0($t7)
                                  \#R = S
    la
    la
             $a0, 0($s1)
    addi
             $a2, $zero, 1
    insert_
           _to_nth_bit($s1, $a0, $zero, $a2) # Q[0] = 1
neg:
             $50, $50, 1
    bge
             $s0, 32, exit
             $v0, 0($s1)
                                  # Load Address $s1 to return register
    la
             $v1, 0($s2)
                                  # Load Address $s3 to return register
    lw
             $fp,
                   28($sp)
    lw
                    24($sp)
             $ra,
    lw
             $dvnd, 20($sp)
             $dvsr,
    1w
                    16($sp)
    1w
             $50.
                    12($sp)
    lw
             $51,
                     8($sp)
    addi
             $sp,
                    $sp, 28
end_macro
```

Fig. 31. div_unsigned Implementation

Note that the same concept with multiplication regarding the unsigned and signed translation also applies for division. We can simply find the Most Significant Bit for both of our original arguments, and toss them in an XOR. Depending on the output of the XOR, we'll know whether the result of the division needs to be marked as a positive number or a negative number.

The implementation for div_signed in MIPS looks as follows:

```
# Signed Division
.macro div_signed($dvnd, $dvsr)
    addi
            $sp.
                   28($sp)
            $ra,
                   24($sp)
    SW
            $dvnd, 20($sp)
            $dvsr, 16($sp)
    SW
                   12($sp)
            $50.
    SW
                    8($sp)
            $$1,
    SW
    addi
                   $sp, 28
            $fp,
                                 # Initial $a0 = N1
    la
            $50, 0($dvnd)
                                 # Initial $a1 = N2
    la
            $s1, 0($dvsr)
    la
            $a0, 0($s0)
    twos_complement_if_neg($a0) # Positive $a0
            $s2, 0($v0)
                                # New N1
            $a0, 0($s1)
    la
    twos_complement_if_neg($a0) # Positive $a1
            $t5, 0($v0)
                                 # New N2
            $a0,
            $a1.
    div_unsigned($a0, $a1)
    la
            $s3, 0($v0)
    la
            $s4, 0($v1)
            $a0, 0($s0)
    la
    addi
            $a1. $zero. 31
    extract_nth_bit($t2, $a0, $a1) # $t2 = N1[31]
            $a0, 0($s1)
    la
    addi
            $a1, $zero, 31
    extract_nth_bit(\$s7, \$a0, \$a1) # \$s7 = N2[31]
                                # $t7 = N1[31] xor N2[31]
    xor
            $t7, $t2, $s7
                                 # if Q is positive, go to Q
    ble
            $t7, $zero, Q
    la
            $a0, 0($s3)
    twos_complement($a0)
            $s3, 0($v0)
                                 # 0 = Positive 0
Q:
    ble
                                    # if R is positive, go to R
    la
            $a0, 0($s4)
    twos_complement($a0)
            $s4, 0($v0)
                                 #R = Positive R
    la
R:
            $v0, 0($s3)
                                # return Q
    la
            $v1, 0($s4)
                                # return R
    la
    lw
                   28($sp)
            $fp,
    lw
            $ra,
                   24($sp)
    lw
            $dvnd, 20($sn)
    lw
            $dvsr, 16($sp)
    lw
            $50,
                   12($sp)
    lw
            $$1,
                    8($sp)
    addi
                  $sp, 28
 end macro
```

Fig. 32. div_signed Implementation

VII. TESTING

With the completion of addition, subtraction, multiplication, and division, we have successfully completed the second objective. Throughout the entirety of the project, we were not to alter the tester file that was provided to us. The tester file being, 'proj-auto-test.asm'. To test the procedures, we must ensure that all previous steps including set up, and proper environment have been completed. Once done, by clicking 'Assemble' then by clicking 'Run' the file should return a few calculations in the console. The purpose of this file is to test both the

au_normal and the au_logical and match the results to check for accuracy possible mistakes. Should everything work as planned, the result at the bottom of the console should pass with a score of 40/40:

```
normal => 6 | logical => 6
normal => 2 | logical => 2
normal => HI:0 LO:8 | logi
                                                                                                                                                                                                                                                                                                     [matched]
logical => 6
                                                                                                 [matched]
                                                                                                                                                                                                                                                  logical => HI:-1 L0:-65
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [matched]
                                                                                              | matched | matched | matched | mormal => HI:0 L0:16 | logical => 6 | matched | mormal => R:-2 0:0 | logical => R:-2 0:0 | matched | matched | mormal => -12 | logical => 0 | matched | matched | matched | matched | mormal => 0 | logical => 0 | matched | mormal => HI:0 L0:36 | logical => HI:0 L0:36 | mormal => R:0 0:1 | mormal => 0 | logical => 0 | matched | mormal => 0 | logical => 0 | matched | mormal => -36 | logical => -36 | logical => R:0 0:1 | matched | logical => HI:-1 L0:-324 | logical => R:0 0:-1 | matched | mormal => -3 | logical =>
                                                                                                                                                                                                                                                                                                                                                    [matched]
                                                                                                                                                                                                                                                  logical => R:0 Q:-1 [matched]

logical => R:0 Q:-1 [matched]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [matched]

    normal => R:0 0:-1
    logical => A:0 0:-1

    normal => -3
    logical => 13

    normal => 13
    logical => 13

    normal => R:5 0:0
    logical => 16

    normal => R:5 0:0
    logical => R:5 0:0

    normal => -16
    logical => -16

    normal => -22
    logical => -22

    normal => R:-1 0:-6
    logical => HI:

    normal => R:-1 0:-6
    logical => R:-1 0:-6

    normal => T
    logical => MI:

    normal => R:-1 0:12
    logical => HI:

    normal => R:1 0:1
    logical => HI:

    logical => R:1 0:1
    logical => HI:

    logical => R:1 0:1
    logical => R:1 0:1

                                                                                                                                                                                                                                             [matched]
                                                                                                      normal => R:1 Q:1 lo
normal => -90 logical =>
                                                                                                                                                                                                                                                                                                                                                    [matched]
                                                                                                     normal => 38 logical => 38
normal => HI:0 L0:1664
normal => R:-26 Q:0 logica
                                                                                                                                                                                                                                                                                                   [matched]
                                                                                                                                                                                                                                               logical => H:
logical => R:-26 Q:0
                                                                                                                                                                                                                                                                                                                                                      => HI:0 L0:1664
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [matched]
-- program is finished running --
```

Fig. 33. Test Results

A collection of mistakes that I ran into while working on this project include:

1. Organization

Initially when I first began to work on the assignment, I was struggling to keep track of everything that was being written procedure wise. Keeping track of all the registers was difficult in the main alu_logical.asm file. After hours on end of debugging, I decided to make things cleaner and more efficient by utilizing macros. With the use of the macros, I was able to more efficiently and accurately debug.

2. Frame Storage with Proper Registers

With another handful of hours spent debugging, I came to realize storing and restoring the proper registers apart of the frame is a necessity. Errors can occur with counters, and values not saving in registers, as well as not knowing where things are actually being stored.

VIII. CONCLUSION

I spent a large majority of my time working on this assignment, and I can confidently say I walked away with a better more extensive understanding of a few things. I'm far more confident with my ability and understanding of MIPS and assembly. I have come upon far too many errors regarding Stack Frames, so I most definitely feel like I've gained a better understanding of the implementation. Overall, this project did a good job of reinforcing a collection of all the theories we went over in class regarding low level programming. It was a nice change, compared to the high level Java classes that I've taken so far.

References

- [1] K. Patra. CS 47. Class Lecture, Topic: "Addition Subtraction Logic." San Jose State University, San Jose, CA, April 18 2018
- [2] K. Patra. CS 47. Class Lecture, Topic: "Multiplication Logic." San Jose State University, San Jose, CA, April 23 2018
- [3] K. Patra. CS 47. Class Lecture, Topic: "Division Logic." San Jose State University, San Jose, CA, April 25 2018
- [4] Chapter 3 of 'Computer Organization & Design' by Hennesy, Patterson
- [5] Chapter 4 of 'Logic and Computer Design Fundamentals' by Mano, Kime