

VME J1 and J2 Connectors

Important Note: while these connectors use the VME standard for the data pins, the power pins have been overridden to provide $\pm 9V$, $\pm 6V$.
Do NOT plug these boards into a VME rack that has a standard power supply.

Mezzanine 2
(DDR memory side of board)
84pin & 64pin Connectors J17
LVCMOS data, $\pm 6V$, $\pm 3.7V$, $\pm 2.5V_{ext}$

Mezzanine 1
(SYSACE side of board)
84pin & 64pin Connectors J16
LVCMOS data, $\pm 6V$, $\pm 3.7V$, $\pm 2.5V_{ext}$

P4 Aux Power Connector
For power input when not connected to VME backplane.

Clocking
25 MHz System Clock
To FPGA, PHY, Sysace,
backplane

Power Delivery
 $\pm 3.7V$ Buck Regulator \rightarrow $\pm 3.3V$ Linear Reg
 $\pm 2.5V$ Buck Regulator
 $\pm 1.2V$ Buck Regulator
Buck regs receive sync signal from FPGA

Watchdog and under-voltage monitor
Receives ping from FPGA.
Resets board via SYSACE.

Hard reset from frontpanel.

Hard reset from frontpanel
pushbutton or watchdog.

2x RS232 Communications Ports
Each is accessed via 3 pin headers on topside.

DDR Memory
Two 32 MB ICs.

25 MHz system clock

FPGA Bank 12,14

25 MHz system clock

FPGA Bank 11,13

FPGA
Xilinx Virtex4 LX100 or LX160

SysAce Compact Flash Controller
Interfaces to compact flash.
Programs FPGA.

Compact Flash Connector

Over-temperature Monitor
Shuts down FPGA when
temperature exceeds threshold.
Trip point set by UCI DIP4

Ethernet Physical Layer
10/100/1000 MBPS
Auto Crossover
25 MHz Clock Input

EEPROM
Not loaded.
Could be used to store MAC
address

JTAG 0.1" Header Connector

Housekeeping
ADC monitors input power
voltages.
3 temperature sensors.

General Purpose Topside
8 Dip Switches (DIP1-DIP8)
4 LEDs (LED0 - LED3)
1 Pushbutton for CPU Reset

SQUID Control Interface to DB25
Mosfet switches enable $\pm 6V$
Regulators enable & supply $\pm 8.5V$
2 send & 2 receive diff LVDS signals

2x RS485 & 2x LVDS Diff. Comm. Ports
Accessed via RJ45 at center of front panel.
Intended for inputting timing sync. signal.


Frontpanel Pushbutton




Halo RJ45

RJ45



DB25f R/A

Date	Size	Number	Revision
File	C		
Doc	0012/0007	Sheet of	
File	C:\Documents and Settings\Nathan\My Documents		








Title			McGill Digital FMUX FPGA Motherboard		
Size	Number	Banks 1, 2 and RS232			Revision
Tabled					03
Date	10/14/2007	Sheet of			
File	C:\Documents and Settings\Banks_1_2_3\My Documents\Banks_1_2_3\Banks_1_2_3\FMUX_Motherboard	Drawn by:			N. Starnicki, Udem



McGill Digital MUX FPGA Motherboard		
Title		
Size	Number	Revision
B	Banks 3, 4 and EEPROM	03
Date:	10/14/2007	Sheet of
File:	Documents and Settings\Banks_3_4\Software By: N Starnick\Ugdm	









McGill Digital MUX FPGA Motherboard			
Title	Size	Number	Revision
B		Banks 9, 10	03
Date:	10/14/2007	Sheet of	
File:	C:\Documents and Settings\Banks 9\My Documents\Banks 9\Banks 9.mux		
By:	N. Starnick, UgaM		



Note: The DAC and ADC clocks are connected to standard IO pins and not low capacitance CC pins. This is fine as we run at 25MHz.


Banks are 2.5V LVC MOS.

McGill Digital FMUX FPGA Motherboard			
Title			
Size	Number	Banks 11 & 12	Revision
Date:	10/14/2007		
File:	C:\Documents and Settings\Banks\11	Sheet of	
Date:	10/14/2007	11	Subtotal: N/Samski Unfam




A Note: The DAC and ADC clocks are connected to standard IO pins and not low capacitance CC pins. This is fine as we run at 25MHz.


McGill Digital FMUX FPGA Motherboard			
Title	Size	Number	Revision
	B	Banks 13 & 14	03
Date:	10/14/2007	Sheet of	
File:	C:\Documents and Settings\N.Starniski\My Documents\Banks 13 & 14\BanksBy: N.Starniski_UdeM		



3.3V VCCO, 42pins
18x47nF, 9x2.2nF, 4x680nF, 3x2.2nF,
1x330uF




1.2V VCCINT, 68pins
38x47nF, 17x2.2nF, 8x680nF, 6x2.2nF, 1x330uF



Note: To estimate the number of bypass caps needed of each type, I have scaled up the number of bypass caps used on the ML402 demo board by the ratio of power pins for each voltage.
Layout Note: ALL 47nF CAPS are placed under the FPGA between pads.

McGill Digital FMUX FPGA Motherboard			
Title	Number	Revision	
Size	FPGA Power, GND, Bypass		
Tabloid			
Date	10/14/2007	Sheet of	
File	C:\Documents and Settings\N.Slarnick\Udgm		



*User Clock (secondary) goes to
FPGA only, normally is not used.* **VCC3V3**

U5

1 2 3 4

CONN, Oscillator Socket, Half Size


USERCLK

Connects to 3.3V
GC-type pin on FPGA.

C4
0.1uF


Oscillator socket: Aries 1108800 (Digkey A463-ND)
<http://rocky.digkey.com/WebLib/Aries/Web/%20Data/1107741%20and%201108800.pdf>

Title			
McGill Digital IMUX FPGA Motherboard			
Size	Number	Revision	03
Letter	User Clock		
Date:	10/14/2007	Sheet of	
File:	C:\Documents and Settings\N.Staninski\Downloads\N.Staninski_UdeM		



Update Notes:
Some signals connected to the FPGA differently than on the original
OCAD 4genmark.




N.Staninski 2006/10/30



This circuit connects the external DDR memory to the FPGA.
The memory uses 2.5V CMOE logic level, and is powered from the
VCC2V5 power.
The memory is used exclusively by the embedded soft processor in
the FPGA.

Sink / Source DDR Termination Regulator


Note: the ML402 used <http://focus.ti.com/hts/synlink/ps1100.pdf>, we
have switched to the LP2996M because it allows VIN=2.5V and it is
available from Digiteq. <http://www.national.com/pdf/LP2996.html>




McGill Digital IMUX FPGA Motherboard

Title	Size	Number	Revision
B	B	03	03


Date:	10/14/2007	Sheet of	6
File:	C:\Documents and Settings\N.Staninski\My Documents\N.Staninski\UdaM		





VME P2 Connector

P2 is the LOWER connector in the 6U rack. Looking at the top-side of the board, with the connectors at the BACK, this is on the RIGHT side.





The standard VME pins are connected to any FPGA I/O bank that has 3.3V power. Each pin should be CONNECTED TO TWO adjacent FPGA pins. This is because a single pin cannot produce enough current to drive the VME backplane - so we need 2.

Title			
McGill Digital IMUX FPGA Motherboard			
Size	Number	Revision	
Tabled	VME P2	03	
Date	10/14/2007	Sheet	of
File	C:\Documents and Settings\... \Enocean VME\mcgill\p2\mcgill_p2\UdeM		

4

3

1



To Bank 11

To Bank 11

Board to board spacing between this connector and its mate is 12 mm.

Layout note: the amp data sheet for these Mezz connector DOES NOT specify the pin numbers. AS such I have chosen my own convention. When building this part for layout, the pin locations need to be mirrored vertically for all four IEEE connectors in order for this to be consistent with the mezz board. Please TRIPLE check

This is what the layout should look like looking down from the top of the board




Note: `power_data[5]` is data out from mezz, `power_data[6]` is not used, and `power_data[7]` is the mezz regulator enable.

Mezz Module 1

Connects to FPGA banks 11 and 13.

Located on SYSACE side of board.

Title		McGill Digital IMUX FPGA Motherboard	
Size	Number	Mezz Connector Pair I	Revision
B			03
Date:	10/14/2007	Sheet of	
File:	C:\Documents and Settings\Mezzi\Software\Brewer\B-N\Sparnski\1rfaM		





Module 2


Connects to FPGA banks 12 and 14.
Located on DDR side of board.

Title
McGill Digital IMUX FPGA Motherboard


Size B	Number Mezz Connector Pair 2	Revision 03
Date: 10/14/2007	Sheet of	
File: C:\Documents and Settings\N.Starniski\My Documents\Mezz2_Sch\JobDrawn By: N.Starniski_UdeM		




Board to board spacing between this connector and its mate is 12 mm
Layout note: the amp data sheet for these Mezz connector DOES NOT specify the pin numbers. As such, I have chosen my own convention. When building this part for layout, the pin locations need to be mirrored vertically for all four IEEE connectors in order for this to be consistent with the mezz board. Please TRIPLE check that it makes properly with the mezz cards.




This is what the layout should look like looking down from the top of the board




Layout Note: If the input power LC filter is really challenging to fit on the board, we can probably survive without it. Instead of the inductor/caps, we could use: Murata BXX002-01 50V, 10A maxm 30dB at 100kHz, 60dB 5-1000MHz. Datasheet: <http://www.murata.com/catalog/c31e.pdf> page 145.



Title			
McGill Digital fMUX FPGA Motherboard			
Size	Number	Revision	
A	Buck Regulator	03	
Date:	10/14/2007		Sheet of
File:	C:\Documents and Settings\N.Starnski\My Documents\Buck_regulation\Buck_regulation.dwg		Drawn By: N.Starnski, UdeM





McGill Digital MUX FPGA Motherboard			
Title	Number	SYSACE and SYSFLASH	Revision
Size B			03
Date:	10/14/2007		
File:	C:\Documents and Settings\...SysACE_SysFLASH\Bsp1\Starnski_Ug06M		

