


```
Current draw for this page:
DAC          +5v, 5 mA max,   -5v, 40 mA max
AD8139       +5v, 24.5 mA,    -5v, 24.5 mA
AD8022       +5v, 8 mA,      -5v, 8 mA
SN74CBT3253C (negligible)
TOTAL        +5v, 38 mA,     -5v, 73 mA  => 555 mW
```

Title				Digital fMUX Mezzanine - DAC			
Size		Number			Revision		
A		M.Dobbs, McGill U.			4		
Date:		18/02/2010			Sheet * of *		
File:		C:\Users\... \DMUX_DAC.SchDoc			Drawn By:		
					6		



SN74AVCB164245 Is both a transceiver and a level translator. The A side runs at 3.3V and produces CMOS 3.3V outputs. The A side can be powered at any voltage 1.5V - 3.3V, which defines the IO input. The hope is that splitting the power like this will reduce digital pickup.

Title		
Digital fMUX Mezzanine - Transceiver		
Size	Number	Revision
A	M.Dobbs, McGill U.	4
Date:	18/02/2010	Sheet* of *
File:	C:\Users\...\DfMUX_Transceiver.SchDoc	Drawn By:


McGill: DfMUX Mezzanine Board Rev4

Nominal Size: 4.920 x 3.625 inches

FINISHED BOARD: 0.062 (Nom) 370HR

ARRANGE LAYERS SEQUENTIALLY: L1-L6

Thieving Copper Dots CAN be added to INNER layers if needed



L1 (TOP) .GTL

TOP IDENT (.GTO)

(.GBO) BOTTOM IDENT

L3 (ML1) .G1

L5 (ML2) .G2

L6 (BOT) .GBL

BOARD OUTLINE

KEEPOUT