# 74LV138

# 3-to-8 line decoder/demultiplexer; inverting Rev. 03 — 15 November 2007

**Product data sheet** 

#### **General description** 1.

The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC138 and 74HCT138.

The 74LV138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive active LOW outputs ( $\overline{Y}$ 0 to  $\overline{Y}$ 7).

There are three enable inputs: two active LOW ( $\overline{E}1$  and  $\overline{E}2$ ) and one active HIGH (E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 74LV138 devices and one inverter. The 74LV138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

#### **Features** 2.

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7 V and V<sub>CC</sub> = 3.6 V
- Typical output ground bounce < 0.8 V at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- Typical HIGH-level output voltage ( $V_{OH}$ ) undershoot: > 2 V at  $V_{CC}$  = 3.3 V and  $T_{amb} = 25 \, ^{\circ}C$
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C




## 3-to-8 line decoder/demultiplexer; inverting

## 3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LV138N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74LV138D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74LV138DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74LV138PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74LV138BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1

## 4. Functional diagram




#### 3-to-8 line decoder/demultiplexer; inverting



## 5. Pinning information

#### 5.1 Pinning



## 3-to-8 line decoder/demultiplexer; inverting

## 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0	1	address input
A1	2	address input
A2	3	address input
E1	4	enable input (active LOW)
Ē2	5	enable input (active LOW)
E3	6	enable input (active HIGH)
GND	8	ground (0 V)
$\overline{Y}$ 0 to $\overline{Y}$ 7	15, 14, 13, 12, 11, 10, 9, 7	output
$V_{CC}$	16	supply voltage

## 6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care

Input						Output								
Ē1	E2	E3	A0	A1	A2	<del>Y</del> 0	<u>¥</u> 1	₹2	<b>∀</b> 3	<del>Y</del> 4	<b>₹</b> 5	<b>∀</b> 6	<b>₹</b> 7	
Н	Χ	Χ	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н	
Χ	Н	X	X	X	Х	Н	Н	Н	Н	Н	Н	Н	Н	
Χ	Χ	L	X	X	Х	Н	Н	Н	Н	Н	Н	Н	Н	
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н	
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±50	mA
I <sub>O</sub>	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C

#### 3-to-8 line decoder/demultiplexer; inverting

 Table 4.
 Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$P_{tot}$	total power dissipation	$T_{amb}$ = -40 °C to +125 °C			
	DIP16 package		[2] -	750	mW
	SO16 package		[3] -	500	mW
	(T)SSOP16 package		<u>[4]</u> _	500	mW
	DHVQFN16 package		<u>[5]</u> _	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage[1]		1.0	3.3	5.5	V
VI	input voltage		0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 1.0 \text{ V to } 2.0 \text{ V}$	-	-	500	ns/V
		$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$	-	-	200	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$	-	-	50	ns/V

<sup>[1]</sup> The static characteristics are guaranteed from  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 5.5 V, but LV devices are guaranteed to function down to  $V_{CC}$  = 1.0 V (with input levels GND or  $V_{CC}$ ).

#### 9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	–40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
$V_{\text{IH}}$	HIGH-level input voltage	$V_{CC} = 1.2 \text{ V}$	0.9	-	-	0.9	-	V
		V <sub>CC</sub> = 2.0 V	1.4	-	-	1.4	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7V_{CC}$	-	-	$0.7V_{CC}$	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.3	-	0.3	V
		V <sub>CC</sub> = 2.0 V	-	-	0.6	-	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3V_{CC}$	-	$0.3V_{CC}$	V

<sup>[2]</sup> P<sub>tot</sub> derates linearly with 12 mW/K above 70 °C.

<sup>[3]</sup> Ptot derates linearly with 8 mW/K above 70 °C.

<sup>[4]</sup> Ptot derates linearly with 5.5 mW/K above 60 °C.

<sup>[5]</sup> P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

## 3-to-8 line decoder/demultiplexer; inverting

**Table 6. Static characteristics** ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		'				
		$I_O = -100 \mu A; V_{CC} = 1.2 V$	-	1.2	-	-	-	V
		$I_O = -100 \mu A; V_{CC} = 2.0 V$	1.8	2.0	-	1.8	-	V
		$I_O = -100 \mu A; V_{CC} = 2.7 V$	2.5	2.7	-	2.5	-	V
		$I_O = -100 \mu A; V_{CC} = 3.0 \text{ V}$	2.8	3.0	-	2.8	-	V
		$I_{O} = -100 \mu A; V_{CC} = 4.5 V$	4.3	4.5	-	4.3	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	2.2	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.6	4.2	-	3.5	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = 100 \mu A; V_{CC} = 1.2 V$	-	0	-	-	-	V
		$I_O = 100 \mu A; V_{CC} = 2.0 V$	-	0	0.2	-	0.2	V
		$I_O$ = 100 $\mu$ A; $V_{CC}$ = 2.7 $V$	-	0	0.2	-	0.2	V
		$I_O$ = 100 $\mu$ A; $V_{CC}$ = 3.0 $V$	-	0	0.2	-	0.2	V
		$I_O$ = 100 $\mu$ A; $V_{CC}$ = 4.5 $V$	-	0	0.2	-	0.2	V
		$I_{O}$ = 6 mA; $V_{CC}$ = 3.0 V	-	0.25	0.40	-	0.50	V
		$I_{O}$ = 12 mA; $V_{CC}$ = 4.5 V	-	0.35	0.55	-	0.65	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	1.0	μΑ
lcc	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	20.0	-	160	μΑ
Δl <sub>CC</sub>	additional supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$ ; $V_{CC} = 2.7 \text{ V}$ to 3.6 V	-	-	500	-	850	μΑ
Cı	input capacitance		-	3.5	-	-	-	pF

<sup>[1]</sup> Typical values are measured at  $T_{amb}$  = 25 °C.

#### 3-to-8 line decoder/demultiplexer; inverting

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics** *GND = 0 V; For test circuit see Figure 8.* 

Symbol	Parameter	Conditions	-40	°C to +85	S °C	–40 °C t	o +125 °C	Unit	
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	An to $\overline{Y}$ n; see Figure 6	[2]					'	
		V <sub>CC</sub> = 1.2 V		-	75	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	26	44	-	55	ns
		V <sub>CC</sub> = 2.7 V		-	19	31	-	39	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	12	-	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	15	26	-	32	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V		-	-	17	-	22	ns
		E3, $\overline{E}$ n to $\overline{Y}$ n; see $\overline{F}$ igure 6 and $\overline{F}$ igure 7							
		V <sub>CC</sub> = 1.2 V		-	75	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	26	43	-	53	ns
		V <sub>CC</sub> = 2.7 V		-	19	30	-	38	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	14	-	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	15	25	-	31	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V		-	-	19	-	24	ns
$C_{PD}$	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	45	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz,  $f_o$  = output frequency in MHz

 $C_L$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in V

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs.


<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup> Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V).

<sup>[4]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

#### 3-to-8 line decoder/demultiplexer; inverting

## 11. Waveforms



 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Fig 6. The inputs An, E3 to outputs  $\overline{Y}$ n propagation delays





Fig 7. The inputs  $\overline{E}n$  to outputs  $\overline{Y}n$  propagation delays

Table 8. **Measurement points** 

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
< 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
2.7 V to 3.6 V	1.5 V	1.5 V
≥ 4.5 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>

#### 3-to-8 line decoder/demultiplexer; inverting



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

Fig 8. Load circuit for switching times

Table 9. Test data


Supply voltage	Input	
V <sub>CC</sub>	Vi	$t_r, t_f$
< 2.7 V	V <sub>CC</sub>	≤ 2.5 ns
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns
≥ 4.5 V	V <sub>CC</sub>	≤ 2.5 ns

#### 3-to-8 line decoder/demultiplexer; inverting

## 12. Package outline

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

#### Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT38-4						<del>95-01-14</del> 03-02-13	

Fig 9. Package outline SOT38-4 (DIP16)

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19	

Fig 10. Package outline SOT109-1 (SO16)

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	U	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUIT DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19	

Fig 11. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	C	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				<del>99-12-27</del> 03-02-18
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 12. Package outline SOT403-1 (TSSOP16)

3-to-8 line decoder/demultiplexer; inverting

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 13. Package outline SOT763-1 (DHVQFN16)

## 3-to-8 line decoder/demultiplexer; inverting

## 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LV138_3	20071115	Product data sheet	-	74LV138_2
Modifications:	<ul> <li>The format of of NXP Semic</li> </ul>		designed to comply with	n the new identity guidelines
	<ul> <li>Legal texts ha</li> </ul>	ve been adapted to the new	company name where	appropriate.
	<ul> <li>Section 3: DH</li> </ul>	VQFN16 package added.		
	• Section 8: der	ating values added for DHV	QFN16 package.	
	<ul> <li>Section 12: ou</li> </ul>	Itline drawing added for DH\	/QFN16 package.	
74LV138_2	19980428	Product specification	-	74LV138_1
74LV138_1	19970203	Product specification	-	-

#### 3-to-8 line decoder/demultiplexer; inverting

## 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

#### 3-to-8 line decoder/demultiplexer; inverting

## 17. Contents

1	General description 1
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 4
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Waveforms
12	Package outline 10
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks16
16	Contact information 16
17	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 November 2007 Document identifier: 74LV138\_3