### **MAX11300**

# PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

## **General Description**

The MAX11300 integrates a PIXI™, 12-bit, multichannel, analog-to-digital converter (ADC) and a 12-bit, multichannel, buffered digital-to-analog converter (DAC) in a single integrated circuit. This device offers 20 mixed-signal high-voltage, bipolar ports, which are configurable as an ADC analog input, a DAC analog output, a general-purpose input (GPI), a general-purpose output (GPO), or an analog switch terminal. One internal and two external temperature sensors track junction and environmental temperature. Adjacent pairs of ports are configurable as a logic-level translator for open-drain devices or an analog switch.

PIXI ports provide highly flexible hardware configuration for 12-bit mixed-signal applications. The MAX11300 is best suited for applications that demand a mixture of analog and digital functions. Each port is individually configurable with up to four selectable voltage ranges within -10V to +10V.

The MAX11300 allows for the averaging of 2, 4, 8, 16, 32, 64, or 128 ADC samples from each ADC-configured port to improve noise performance. A DAC-configured output port can drive up to 25mA. The GPIO ports can be programmed to user-defined logic levels, and a GPI coupled with a GPO forms a logic-level translator.

Internal and external temperature measurements monitor programmable conditions of minimum and maximum temperature limits, using the interrupt to notify the host if one or more conditions occur. The temperature measurement results are made available through the serial interface.

The MAX11300 features an internal, low-noise 2.5V voltage reference and provides the option to use external voltage references with separate inputs for the DAC and ADC. The device uses a 4-wire, 20MHz, SPI-compatible serial interface, operating from a 5V analog supply and a 1.8V to 5.0V digital supply. The PIXI port supply voltages operate from a wide range of -12.5V to +12.5V.

The MAX11300 is available in a 40-pin TQFN, 6mm x 6mm package or a 48-pin TQFP, 9mm x 9mm package specified over the -40°C to +105°C temperature range.

## **Applications**

- Base Station RF Power Device Bias Controllers
- System Supervision and Control
- Power-Supply Monitoring
- Industrial Control and Automation
- Control for Optical Components

#### **Features**

- Up to 20 12-Bit ADC Inputs, Single-Ended or Differential
- ADC Absolute Input Voltage Ranges
  - 0V to +10V
  - -5V to +5V
  - -10V to 0V
  - 0V to +2.5V (Direct ADC Connection)
- Programmable Sampling Averaging per ADC Port
- Up to 20 12-Bit DAC Outputs with 25mA Current Capability
- DAC Output Voltage Ranges
  - 0V to +10V
  - -5V to +5V
  - -10V to 0V
- Up to 20 General-Purpose Digital I/O
- 0V to +5V Input Range for GPI
- 0V to +2.5V Programmable Threshold Range for GPI
- 0V to +10V Programmable Output Range for GPO
- Internal or External Voltage Reference for DAC and ADC
- Individually Selectable Voltage Reference for Each ADC-Configured PIXI Port
- Internal and External Temperature Sensors, ±1°C Accuracy
- 60Ω Analog Switch Between Adjacent PIXI Ports
- +5V Analog Supply
- 1.8V to 5.0V Compatible Serial Interface
- 20MHz SPI/QSPI -Compatible
- Small 6mm x 6mm 40-Pin TQFN and 9mm x 9mm 48-Pin TQFP Packages


## Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX11300.related.

PIXI is a trademark of Maxim Integrated Products, Inc.



## **Functional Diagram**



## **Absolute Maximum Ratings**

DVDD to DGND	DAC and ADC Reference Pins to AGND (DAC_REF, ADC_INT_REF, ADC_EXT_REF)0.3V to the min of (V <sub>AVDD</sub> + 0.3V) or +4V
AVDDIO to AGND0.3V to +17V	Temperature Sensor Pins
AVSSIO to AGND14V to +0.3V	(D0N, D0P, D1N, D1P) to AGND0.3V to the min of
AGND to AGND10.3V to +0.3V	(V <sub>AVDD</sub> + 0.3V) or +6V
AGND to DGND0.3V to +0.3V	Current into Any PORT Pin100mA
AGND1 to DGND0.3V to +0.3V	Current into Any Other Pin Except Supplies
(PORT0 to PORT19) to AGNDmax of (V <sub>AVSSIO</sub> - 0.3V)	and Ground50mA
or -14V to min of $(V_{AVDDIO} + 0.3V)$ or +17V	Continuous Power Dissipation (T <sub>A</sub> = +70°C) (Multilayer board)
(PORT0 to PORT19) to AGND (GPI and Bidirectional Level	TQFN (derate 37mW/°C above +70°C)2963mW
Translator Modes)0.3V to the min of (V <sub>AVDD</sub> + 0.3V) or +6V	TQFP (derate 36.2mW/°C above +70°C)2898.6mW
$(\overline{\text{CNVT}}, \text{ DOUT})$ to DGND0.3V to the min of $(V_{\text{DVDD}} + 0.3V)$	Operating Temperature Range40°C to +105°C
or +6V	Storage Temperature Range65°C to +150°C
(CS, SCLK, DIN, INT) to DGND0.3V to +6V	Lead Temperature (soldering, 10s)+300°C
	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Thermal Characteristics (Note 1)**

		•	•		
TQFN				TQFP	
Junction-to-Cas	e Thermal Resistance $(\theta_{JC})$	1°C/W		Junction-to-Case Thermal Resistance (θ <sub>JC</sub> )	2°C/W
Junction-to-Amb	pient Thermal Resistance $(\theta_{JA})$	27°C/W		Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )2	7.6°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### **Electrical Characteristics**

### **ADC Electrical Specifications**

 $(V_{AVDD}$  = 4.75V to 5.25V,  $V_{DVDD}$  = 3.3V,  $V_{AVDDIO}$  = +12.5V,  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $V_{AVSSIO}$  = -2.5V,  $V_{DACREF}$  = 2.5V,  $V_{ADCREF}$  = 2.5V (Internal),  $V_{ASSIO}$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $V_{ASSIO}$  = -25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 3)	,					
Resolution			12			Bits
Integral Nonlinearity	INL				±2.5	LSB
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB
Offset Error		0V input, differential mode		±0.5	±5	LSB
Offset Error Drift				±0.002		LSB/°C
Gain Error				±1.0	±12	LSB
Gain Error Drift				±0.01		LSB/°C
Channel-to-Channel Offset Matching				1		LSB
Channel-to-Channel Gain Matching				2		LSB

## **Electrical Characteristics (continued)**

## **ADC Electrical Specifications**

 $(V_{AVDD}$  = 4.75V to 5.25V,  $V_{DVDD}$  = 3.3V,  $V_{AVDDIO}$  = +12.5V,  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $V_{AVSSIO}$  = -2.5V,  $V_{DACREF}$  = 2.5V,  $V_{ADCREF}$  = 2.5V (Internal),  $f_S$  = 400ksps, 10V analog input range set to range 1 (0 to +10V).  $T_A$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE (Sin	gle-Ended In	puts)					
Signal-to-Noise Plus Distortion	SINAD	$f_S = 400 \text{ksps}, f_{IN} = 10 \text{kHz}$		70		dB	
Signal to Noise	SNR	$f_S = 400 \text{ksps}, f_{IN} = 10 \text{kHz}$		71		dB	
Total Harmonic Distortion	THD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		-75		dB	
Spurious-Free Dynamic Range	SFDR	$f_S = 400 \text{ksps}, f_{IN} = 10 \text{kHz}$		75		dB	
Crosstalk		$f_S = 100 \text{ksps}, f_{IN} = 10 \text{kHz}$		-85		dB	
DYNAMIC PERFORMANCE (Diff	erential Inpu	ts)					
Signal-to-Noise Plus Distortion	SINAD	$f_S = 400 \text{ksps}, f_{\text{IN}} = 10 \text{kHz}$		71		dB	
Signal to Noise	SNR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		72		dB	
Total Harmonic Distortion	THD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		-82		dB	
Spurious-Free Dynamic Range	SFDR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		82		dB	
Crosstalk		f <sub>S</sub> = 100ksps, f <sub>IN</sub> = 10kHz		-85		dB	
CONVERSION RATE							
		ADCCONV[1:0] = 00		200			
Throughout (Note 4)		ADCCONV[1:0] = 01		250		leana	
Throughput (Note 4)		ADCCONV[1:0] = 10		333		ksps	
		ADCCONV[1:0] = 11		400			
		ADCCONV[1:0] = 00		3.5			
Acquisition Time		ADCCONV[1:0] = 01		2.5			
Acquisition Time	tACQ	ADCCONV[1:0] = 10		1.5		μs	
		ADCCONV[1:0] = 11		1.0			
ANALOG INPUT (All Ports)							
		Range 1	0		10		
Input Voltage Range (Note 5)	ut Voltago Dango (Noto E)	Range 2	-5		+5	V	
input voitage range (Note 3)	V <sub>PORT</sub>	Range 3	-10		0	<b>'</b>	
		Range 4	0		2.5		
Input Resistance		Range 1, 2, 3	70	100	130	kΩ	
input i todistanos		Range 4	50	75	95	kΩ	

### **REF Electrical Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.5V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.5V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC INTERNAL REFERENCE						
Reference Output Voltage		Internal references at T <sub>A</sub> = +25°C	2.494	2.5	2.506	٧
REF Output Tempco (Note 6)	T <sub>C-VREF</sub>			±10	±25	ppm/°C
Capacitor Bypass at ADC_INT_ REF			4.7		10	μF
DAC INTERNAL REFERENCE						
Reference Output Voltage		Internal references at T <sub>A</sub> = +25°C	2.494	2.5	2.506	<b>&gt;</b>
REF Output Tempco (Note 6)	T <sub>C-VREF</sub>			±10	±25	ppm/°C
Capacitor Bypass at DAC_REF			4.7		10	μF
ADC EXTERNAL REFERENCE						
Reference Input Range			2		2.75	V
DAC EXTERNAL REFERENCE						
Reference Input Range			1.25		2.5	V

### **GPIO Electrical Specifications**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.5V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.5V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). <math>T_A = -40^{\circ}C$  to +105°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GPIO EXCEPT IN BIDIRECTIONA	L LEVEL TR	RANSLATION MODE				
Programmable Input Logic Threshold	V <sub>ITH</sub>		0.3		V <sub>DACREF</sub>	V
Input High Voltage	V <sub>IH</sub>		V <sub>ITH</sub> + 0.3			V
Input Low Voltage	$V_{IL}$				V <sub>ITH</sub> - 0.3	V
Hysteresis				±30		mV
Programmable Output Logic Level	V <sub>OLVL</sub>		0		4 x V <sub>DACREF</sub>	V
Propagation Delay from GPI Input to GPO Output in Unidirectional Level Translating Mode		Midscale threshold, 5V logic swing		3		μs
BIDIRECTIONAL LEVEL TRANSL	ATION PATI	H AND ANALOG SWITCH				
Input High Voltage	V <sub>IH</sub>		1			V
Input Low Voltage	$V_{IL}$				0.2	V
On-Resistance		From V <sub>AVSSIO</sub> +2.50V to V <sub>AVDDIO</sub> - 2.50V			60	Ω

## **GPIO Electrical Specifications (continued)**

 $(V_{AVDD}$  = 4.75V to 5.25V,  $V_{DVDD}$  = 3.3V,  $V_{AVDDIO}$  = +12.5V,  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $V_{AVSSIO}$  = -2.5V,  $V_{DACREF}$  = 2.5V,  $V_{ADCREF}$  = 2.5V (Internal),  $f_S$  = 400ksps, 10V analog input range set to range 1 (0 to +10V).  $T_A$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay		10kΩ pullup resistors to rail in each side. Midvoltage to midvoltage when driving side goes from high to low			1	μs
ANALOG SWITCH						
Turn-On Delay		When controlled by GPI-configured port		200		ns
Turn-Off Delay		When controlled by GPI-configured port		300		ns
Off Time Duration		Time before switch can be turned on again	10			μs
Switch Leakage Current		Switch turned off, 5V across switch terminals		±0.005	±1	μA
On-Resistance		From V <sub>AVSSIO</sub> +2.50V to V <sub>AVDDIO</sub> - 2.50V			60	Ω

## **DAC Electrical Specifications**

 $(V_{AVDD}$  = 4.75V to 5.25V,  $V_{DVDD}$  = 3.3V,  $V_{AVDDIO}$  = +12.5V,  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $V_{AVSSIO}$  = -2.5V,  $V_{DACREF}$  = 2.5V,  $V_{ADCREF}$  = 2.5V (Internal),  $f_S$  = 400ksps, 10V analog input range set to range 1 (0 to +10V).  $T_A$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY						
Resolution	N		12			Bits
		Range 1	0		+10	
Output Range (Note 5)	V <sub>PORT</sub>	Range 2	-5		+5	V
		Range 3	-10		0	
Integral Linearity Error	INL	From code 100 to code 3996		±0.5	±1.5	LSB
Differential Linearity Error	DNL			±0.5	±1	LSB
Offset Voltage		At code 100			±20	LSB
Offset Voltage Tempco				15		ppm/°C
Gain Error		From code 100 to code 3996	-0.6		+0.6	% of FS
Gain Error Tempco		From code 100 to code 3996		4		ppm of FS/°C
Power-Supply Rejection Ratio	PSRR			0.4		mV/V
DYNAMIC CHARACTERIST	ics					
Output Voltage Slew Rate	SR			1.6		V/µs
Output Settling Time		To ±1 LSB, from 0 to full scale, output load capacitance of 250pF (Note 7)		40		μs
Settling Time After Current- Limit Condition				6		μs
Noise		f = 0.1Hz to 300kHz		3.8		mV <sub>P-P</sub>

### **DAC Electrical Specifications (continued)**

 $(V_{AVDD}$  = 4.75V to 5.25V,  $V_{DVDD}$  = 3.3V,  $V_{AVDDIO}$  = +12.5V,  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $V_{AVSSIO}$  = -2.5V,  $V_{DACREF}$  = 2.5V,  $V_{ADCREF}$  = 2.5V (Internal),  $f_S$  = 400ksps, 10V analog input range set to range 1 (0 to +10V).  $T_A$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TRACK-AND-HOLD						
Digital Feedthrough				5		nV∙s
Hold Step				1	6	mV
Droop Rate (note 6)				0.3	15	mV/s

### **Interface Digital IO Electrical Specifications**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 1.62V \text{ to } 5.50V, V_{AVDDIO} = +12.5V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.5V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI IO DC SPECIFICATION						,
Input High Voltage		V <sub>DVDD</sub> = 2.50V to 5.50V	0.7 x V <sub>DVDD</sub>			V
(DIN, SCLK, CS, CNVT)		V <sub>DVDD</sub> = 1.62V to 2.50V		0.7 x V <sub>DVDD</sub>		V
Input Low Voltage (DIN, SCLK, CS, CNVT)		V <sub>DVDD</sub> = 2.50V to 5.50V			0.3 x V <sub>DVDD</sub>	V
		V <sub>DVDD</sub> = 1.62V to 2.50V		0.3 x V <sub>DVDD</sub>		V
Input Leakage Current (DIN, SCLK, CS, CNVT, INT)		Input voltage at DVDD	-10		+10	μA
Input Capacitance (DIN, SCLK, CS, CNVT)				10		pF
Output High Voltage (DOLIT)		I <sub>SRC</sub> = 5mA, V <sub>DVDD</sub> = 2.50V to 5.50V	V <sub>DVDD</sub> - 0.5			V
Output High Voltage (DOUT)		I <sub>SRC</sub> = 2mA, V <sub>DVDD</sub> = 1.62V to 2.50V	V <sub>DVDD</sub> - 0.3			V
Output Low Voltage		I <sub>SNK</sub> = 5mA, V <sub>DVDD</sub> = 2.50V to 5.50V			0.4	V
(DOUT, INT)		I <sub>SNK</sub> = 2mA, V <sub>DVDD</sub> = 1.62V to 2.50V			0.2	V
Output Leakage Current (DOUT)			-10		+10	μΑ

## **Interface Digital IO Electrical Specifications (continued)**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 1.62V \text{ to } 5.50V, V_{AVDDIO} = +12.5V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.5V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V$  (Internal),  $f_S = 400 \text{ksps}$ , 10V analog input range set to range 1 (0 to +10V).  $T_A = -40^{\circ}\text{C}$  to +105°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI TIMING REQUIREMENTS (See I	Figures 1 and	d 2)	•			
SCLV Fragueray	_	V <sub>DVDD</sub> = 2.50V to 5.50V			20	MHz
SCLK Frequency	fsclk	V <sub>DVDD</sub> = 1.62V to 2.50V			10	MHz
SCLK Clock Paried		V <sub>DVDD</sub> = 2.50V to 5.50V	50			ns
SCLK Clock Period	t <sub>CP</sub>	V <sub>DVDD</sub> = 1.62V to 2.50V	100			ns
SCLK Pulse-Width High	tсн		10			ns
COLIV Dula a Middle I ann		V <sub>DVDD</sub> = 2.50V to 5.50V	25			ns
SCLK Pulse-Width Low	t <sub>CL</sub>	V <sub>DVDD</sub> = 1.62V to 2.50V	65			ns
CS Low to First SCLK Rise Setup	t <sub>CSS0</sub>		5			ns
24th SCLK Rising Edge to $\overline{\text{CS}}$ Rising Edge	t <sub>CSS1</sub>		5			ns
SCLK Rise to CS Low	t <sub>CSH0</sub>		5			ns
CS Pulse-Width High	t <sub>CSW</sub>		50			ns
DIN to SCLK Setup	t <sub>DS</sub>		5			ns
DIN Hold After SCLK	t <sub>DH</sub>		5			ns
DOLLT Transition Valid After COLK Foll		V <sub>DVDD</sub> = 2.50V to 5.50V			23	ns
DOUT Transition Valid After SCLK Fall	t <sub>DOT</sub>	V <sub>DVDD</sub> = 1.62V to 2.50V			55	ns
CS Rise to DOUT Disable	t <sub>DOD</sub>	C <sub>LOAD</sub> = 20pF			50	ns




Figure 1. SPI Write Timing (N = Number of Words Written; N > 1 for Burst Mode)




Figure 2. SPI Read Timing (N = Number of Words Written; N > 1 for Burst Mode)

### **Internal and External Temperature Sensor Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.5V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.5V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY						
Accuracy of Internal Sensor		0°C ≤ T <sub>J</sub> ≤ +80°C		±0.3	±2.0	°C
(Note 6,8)		-40°C ≤ T <sub>J</sub> ≤ +125°C		±0.7	±5	°C
Accuracy of External Sensor (Note 6,8)		0°C ≤ T <sub>RJ</sub> ≤ +80°C		±0.3	±2.0	°C
		-40°C ≤ T <sub>RJ</sub> ≤ +150°C		±1.0	±5	°C
Temperature Measurement Resolution				0.125		°C
Futurnal Conser Impation Comment	High			68		μΑ
External Sensor Junction Current	Low			4		μA
Fotomosi Comoso in actions Comosot	High	Series resistance cancellation mode		136		μA
External Sensor Junction Current	Low	Series resistance cancellation mode		8		μA
D0N/D1N Voltage (Internally Generated)				0.5		V

## **Power Supply Specifications**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>AVDD</sub>			4.75		5.25	V
V <sub>DVDD</sub>			1.62		5.50	V
V <sub>AVDDIO</sub>			$V_{AVDD}$		15.75	V
V <sub>AVSSIO</sub>			- 12.5		0	٧
V <sub>AVDDIO</sub> to V <sub>AVSSIO</sub>			$V_{AVDD}$		25	V
		All ports in high-impedance mode		14	18	mA
L		LPEN = 1		11		mA
IAVDD		All ports in ADC-related modes		17		mA
		All ports in DAC-related modes		18		mA
I <sub>DVDD</sub>		Serial interface in idle mode			2	μA
I <sub>AVDDIO</sub>		All ports in high-impedance mode			25	μA
lavssio		All ports in high-impedance mode	-200			μA

## Recommended VDDIO/VSSIO Supply Selection

			ADC F	RANGE	
		-10V TO 0V	-5V TO +5V	0V TO +10V	0 TO 2.5V
GE	-10V TO 0V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12.5V	V <sub>AVDDIO</sub> = +7.5V V <sub>AVSSIO</sub> = -12.5V	V <sub>AVDDIO</sub> = +12.5V V <sub>AVSSIO</sub> = -12.5V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12.5V
C RANGI	-5V TO +5V	$V_{AVDDIO} = +7.5V$ $V_{AVSSIO} = -12.5V$	$V_{\text{AVDDIO}} = +7.5V$ $V_{\text{AVSSIO}} = -7.5V$	V <sub>AVDDIO</sub> = +12.5V V <sub>AVSSIO</sub> = -7.5V	$V_{\text{AVDDIO}} = +7.5V$ $V_{\text{AVSSIO}} = -7.5V$
DAC	0V TO +10V	V <sub>AVDDIO</sub> = +12.5V V <sub>AVSSIO</sub> = -12.5V	V <sub>AVDDIO</sub> = +12.5V V <sub>AVSSIO</sub> = -7.5V	V <sub>AVDDIO</sub> = +12.5V V <sub>AVSSIO</sub> = -2.5V	$V_{AVDDIO} = +12.5V$ $V_{AVSSIO} = -2.5V$

### **Common PIXI Electrical Specifications**


 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.5V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.5V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PIXI PORTS	1					
Input Capacitance		All PIXI ports		20		pF
Input Bias Current		All PIXI input pins except ADC mode			100	μA
Startup Time		Between stable supplies and accessing registers			100	ms
HIGH-VOLTAGE OUTPUT DRIVE	R CHARACT	ERISTICS				
Maximum Output Capacitance					250	pF
Output Low Voltage, DAC Mode		Sinking 25mA, V <sub>AVSSIO</sub> = 0V, AVDDIO = 10V			V <sub>AVSSIO</sub> + 1.0	V
Output High Voltage, DAC Mode		Sourcing 25mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V	V <sub>AVDDIO</sub> - 1.5			V
Output Low Voltage, GPO Mode		Sinking 2mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V			V <sub>AVSSIO</sub> + 0.4	V
Output High Voltage, GPO Mode		Sourcing 2mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V	V <sub>AVDDIO</sub> – 0.4			V
Current Limit		Short to AVDDIO		75		mA
Current Littlit		Short to AVSSIO		75		mA


- Note 2: Electrical specifications are production tested at  $T_A = +25^{\circ}$ C. Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^{\circ}$ C.
- Note 3: DC accuracy specifications are tested for single-ended ADC inputs only.
- **Note 4:** The effective ADC sample rate for port X configured in mode 6, 7, or 8 is:
  - [ADC sample rate per ADCCONV]/(([number of ports in modes 6,7,8] + [1 if TMPSEL ≠ 000]) x [2# OF SAMPLES for port X])
- Note 5: See the Recommended VDDIO/VSSIO Supply Selection table for each range.
- Note 6: Specification is guaranteed by design and characterization.
- Note 7: In DAC-related modes, the rate, at which PIXI ports configured in mode 1, 3, 4, 5, 6, or 10 are refreshed, is as follows: 1/(40µs x [number of ports in modes 1, 3, 4, 5, 6, 10])
- Note 8: Typical (TYP) values represent the errors at the extremes of the given temperature range.

## **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 




(T<sub>A</sub> = +25°C, unless otherwise noted.)




(TA = +25°C, unless otherwise noted.)





 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





(T<sub>A</sub> = +25°C, unless otherwise noted.)



















## **Pin Configurations**



## **Pin Configurations (continued)**




## **Pin Description**

Р	IN		
TQFN	TQFP	NAME	FUNCTION
1	2	DGND	Digital Ground
2	3	DVDD	Positive Digital Supply
3	4	DIN	Serial Interface Data Input
4	5	SCLK	Serial Interface Clock Input
5	6	CS	Serial Interface Chip-Select–Active Low
6	7	DOUT	Serial Interface Data Output
7	8	ĪNT	Interrupt Open-Drain Output. Active low.
8	9	CNVT	ADC Trigger Control Input. Active low.
9	10	ADC_INT_REF	ADC Internal Voltage Reference Output. Connect a bypass capacitor at this pin (4.7 $\mu$ F to 10 $\mu$ F).
10	11	ADC_EXT_REF	ADC External Voltage Reference Input. Connect a bypass capacitor at this pin (4.7µF recommended).
11	12	DAC_REF	DAC External/Internal Voltage Reference Input. Connect a bypass capacitor at this pin $(4.7\mu F$ to $10\mu F)$ .
12	13	D0P	1st External Temperature Sensor Positive Input
13	14	D0N	1st External Temperature Sensor Negative Input
14	15, 16	AVDD	Positive Analog Supply. For TQFP, connect both pins to AVDD.
15	17, 18	AGND	Analog Ground. For TQFP, connect both pins to AGND.
16	19	PORT0	Configurable Mixed-Signal Port 0
17	20	PORT1	Configurable Mixed-Signal Port 1
18	21	PORT2	Configurable Mixed-Signal Port 2
19	22	D1P	2nd External Temperature Sensor Positive Input
20	23	D1N	2nd External Temperature Sensor Negative Input
21	25	PORT3	Configurable Mixed-Signal Port 3
22, 33	26, 39	AVDDIO	Analog Positive Supply For Mixed-Signal Ports. Connect both pins to AVDDIO.
23	27	PORT4	Configurable Mixed-Signal Port 4
24	28	PORT5	Configurable Mixed-Signal Port 5
25	30	PORT6	Configurable Mixed-Signal Port 6
26	31	PORT7	Configurable Mixed-Signal Port 7
27	32	PORT8	Configurable Mixed-Signal Port 8
28	33	PORT9	Configurable Mixed-Signal Port 9
29	35	PORT10	Configurable Mixed-Signal Port 10
30	36	PORT11	Configurable Mixed-Signal Port 11
31	37	PORT12	Configurable Mixed-Signal Port 12
32	38	AGND1	Analog Ground.

## **Pin Description (continued)**


Р	IN	NAME	FUNCTION
TQFN	TQFP	NAME	FUNCTION
34	40	PORT13	Configurable Mixed-Signal Port 13
35	42	PORT14	Configurable Mixed-Signal Port 14
36	43	PORT15	Configurable Mixed-Signal Port 15
37	45	PORT16	Configurable Mixed-Signal Port 16
38	46	PORT17	Configurable Mixed-Signal Port 17
39	47	PORT18	Configurable Mixed-Signal Port 18
40	1	PORT19	Configurable Mixed-Signal Port 19
_	24, 29, 34, 41, 44, 48	AVSSIO	Analog Negative Supply for Mixed-Signal Ports. For TQFP, connect all pins to AVSSIO
_	_	EP	Exposed Pad. For TQFN, connect EP to AVSSIO. For TQFP, connect EP to AGND.

## **Typical Application Circuits**



PA Biasing Solution

## **Typical Application Circuits (continued)**



Control and Monitoring Solution

## **Detailed Description**

#### **Functional Overview**

The MAX11300 has 20 configurable mixed-signal I/O ports. Each port is independently configured as a DAC output, an ADC input, a GPI, a GPO, or an analog switch terminal. User-controllable parameters are available for each of those configurations. The device offers one internal and two external temperature sensors. The serial interface operates as a SPI Mode 0 interface.

The DAC is used to drive out a voltage defined by the DAC data register of the DAC-configured ports. The DAC uses either an internal or external voltage reference. The selection of the voltage reference is set for all the ports and cannot be configured on a port-by-port basis.

The ADC converts voltages applied to the ADC-configured ports. The ADC can operate in single-ended mode or in differential mode, by which any two ports can form a differential pair. The port configured as the negative input of the ADC can be used by more than one differential ADC input pairs. The ADC uses either an internal or external voltage reference. In some configurations, the ADC uses the DAC voltage reference. The ADC voltage reference selection can be configured on a port-by-port basis.

Interrupts provide the host with the occurrence of userselected events through the configuration of an interrupt mask register.

#### **ADC Operations**

The ADC is a 12-bit, low-power, successive approximation analog-to-digital converter, capable of sampling a single input at up to 400ksps. The ADC's conversion rate can be programmed to 400ksps, 333ksps, 250ksps, or 200ksps. The default conversion rate setting is 200ksps. Each ADC-configured port can be programmed for one of four input voltage ranges: 0V to +10V, -5V to +5V, -10V to 0V, and 0V to +2.5V. The ADC uses the internal ADC 2.5V voltage reference, the external ADC voltage reference, or, in some cases, the DAC voltage reference. The voltage reference can be selected on a port-by-port basis.

### **ADC Control**

The ADC can be triggered using an external signal  $\overline{\text{CNVT}}$  or from a control bit.  $\overline{\text{CNVT}}$  is active-low and must remain low for a minimal duration of 0.5  $\mu$ s to trigger a conversion. Four configurations are available:

- Idle mode (default setting).
- Single sweep mode. The ADC sweeps sequentially the ADC-configured ports, from the lowest index port to the highest index port, once CNVT is asserted.

- Single conversion mode. The ADC performs a single conversion at the current port in the series of ADCconfigured ports when CNVT is asserted.
- Continuous sweep mode. The ADC continuously sweeps the ADC-configured ports. The CNVT port has no effect in this mode.

### **ADC Averaging Function**

ADC-configured ports can be configured to average blocks of 2, 4, 8, 16, 32, 64, or 128 conversion results. The corresponding ADC data register is updated only when the averaging is completed, thus decreasing the throughput proportionally. If the number of samples to average is modified for a given port, the content of the ADC data register for that port is cleared before starting to average the new block of samples.

#### **ADC Mode Change**

When users change the ADC active mode (continuous sweep, single sweep, or single conversion), the ADC data registers are reset. However, ADC data registers retain content when the ADC is changed to idle mode.

#### **ADC Configurations**

The ADC can operate in single-ended, differential, or pseudo-differential mode. In single-ended mode, the PIXI port is the positive input to the ADC while the negative input is grounded internally (Figure 3). In differential mode (Figure 4), any pair of PIXI ports can be configured as inputs to the differential ADC. In pseudo-differential mode (Figure 5), one PIXI port produces the voltage applied to the negative input of the ADC while another PIXI port forms the positive input.

The ADC data format is straight binary in single-ended mode, and two's complement in differential and pseudodifferential modes.

#### **DAC Operations**

The MAX11300 uses a 12-bit DAC, which operates at the rate of 40µs per port. Since up to 20 ports can be configured in DAC-related modes, the minimum refresh rate per port is 1.25kHz.

No external component is required to set the offset and gain of the DAC drivers. The PIXI port driver features a wide output voltage range of ±10V and high current capability with dedicated power supplies (AVDDIO, AVSSIO).

The DAC uses either the internal or external voltage reference. Unlike the ADC, the DAC voltage reference cannot be configured on a port-by-port basis. DAC mode configuration is illustrated in Figure 6.




Figure 3. ADC with Single-Ended Input




Figure 4. ADC with Differential Inputs




Figure 5. ADC with Pseudo-Differential Input Set by DAC




Figure 6. DAC Configuration




Figure 7. DAC Configuration with ADC Monitoring

DAC operations can be monitored by the ADC. In such a mode, the ADC samples the DAC-configured port to allow the host to monitor that the voltage at the port is within expectations given the accuracy of the ADC and DAC. This ADC monitoring mode is shown in  $\underline{\text{Figure 7}}$ .

By default, the DAC updates the DAC-configured ports sequentially. However, users can configure the DAC so that

its sequence can jump to update the port that just received new data to convert. After having updated this port, the DAC continues its default sequence from that port. In that mode, users should allow a minimum of 80µs between DAC data register updates for subsequent jump operations.

In addition to port-specific DAC data registers, the host can also use the same data for all DAC-related ports using one of two preset DAC data registers.

All DAC output drivers are protected by overcurrent limit circuitry. In case of overcurrent, the MAX11300 generates an interrupt. Detailed status registers are offered to the host to determine which ports are current limited.

### **General-Purpose Input and Output**

Each PIXI port can be configured as a GPI or a GPO. The GPI threshold (Figure 8) is adjusted by setting the DAC data register of that GPI port to the corresponding voltage. If the DAC data register is set at 0x0FFF, the GPI threshold is the DAC reference voltage. The amplitude of the input signal must be contained within 0V to V<sub>AVDD</sub>. The GPI-

configured port can be set to detect rising edges, falling edges, either rising or falling edges, or none.

When a port is configured as GPO (<u>Figure 9</u>), the amplitude of its logic-one level is set by its DAC data register. If the DAC data register is set at 0x0FFF, the GPO logic-one level is four times the DAC reference voltage. The logic-zero level is always 0V. The host can set the logic state of GPO-configured ports through the corresponding GPO data registers.




Figure 8. GPI Mode




Figure 9. GPO Mode

## Unidirectional and Bidirectional Level Translator Operations

By combining GPI- and GPO-configured ports, unidirectional level translator paths can be formed. The signaling at the input of the path can be different from the signaling at the end (<u>Figure 10</u>). For example, a unidirectional path could convert a signal from 1.8V logic level to 3.3V logic level.

The unidirectional path configuration allows for the transmission of signals received on a GPI-configured port to one or more GPO-configured ports.

Pairs of adjacent PIXI ports can also form bidirectional level translator paths that are targeted to operate with open-drain drivers (Figure 11). When used as a bidirectional level translator, the pair of PIXI ports must be accompanied with external pullup resistors to meet proper logic levels.




Figure 10. Unidirectional Level Translator Path Mode




Figure 11. Bidirectional Level Translation Application Diagram

## Internally or Externally Controlled Analog Switch Operation

Two adjacent PIXI ports can form a  $60\Omega$  analog switch that is controlled by two different configurations. In one configuration, the switch is dynamically controlled by any other GPI-configured PIXI port, as illustrated in Figure 12. The signal applied to that GPI-configured port can be inverted.

In the other configuration, the switch is programmed to be permanently "ON" by configuring the corresponding PIXI port. To turn the switch "OFF", the host must set that PIXI port in high-impedance configuration.

### **Power-Supply Brownout Detection**

The MAX11300 features a brownout detection circuit that monitors AVDDIO and AVDD pins. When AVDDIO goes below approximately 4.0V, an interrupt is registered, and the interrupt port is asserted if not masked. When AVDD goes below approximately 4.0V, the device resets.

### **SPI Operations**

The MAX11300 SPI interface complies with the timing of Mode 0, as illustrated in <u>Figure 13</u>. The MAX11300 samples incoming data on the rising edge of SCLK and releases outgoing data on the falling edge of SCLK.




Figure 12. PIXI Ports as a Controllable Analog Switch




Figure 13. SPI Timing (Mode 0)

SPI transactions are made of a minimum of three bytes. Each transaction is defined by the assertion of  $\overline{\text{CS}}$ . The first byte contains the address and the read/write bit. The second byte carries the most significant byte of the data to either write or read. The third byte contains the least significant byte of the data to either write or read. Such a transaction is shown in  $\underline{\text{Table 1}}$ . For write transactions, the targeted register content is modified only after the third byte has been fully received. The bits come out of DOUT (or come in DIN), most significant bit first.

Note that the duration of the transaction is determined by the assertion of  $\overline{\text{CS}}$ . If  $\overline{\text{CS}}$  remains asserted past the third byte, and if SCLK remains active past the third byte, the MAX11300 assumes that a second data sample is received (or transmitted) corresponding to the next register address. The address keeps on incrementing as  $\overline{\text{CS}}$  remains asserted and SCLK remains active. Table 2 shows an example of such a burst transaction.

Each time a new data sample is read or written, the register address is incremented by one until it reaches the last register address.

If a transaction targets an unused address, nothing is written within the MAX11300 for write transactions, and all zeros are read back for read transactions. Similarly, if

**Table 1. Single Register SPI Transaction Format** 

	В7	В6	B5	B4	В3	B2	B1	В0
1st Byte			Add	dress[	6:0]			R/WB
2nd Byte				Dat	a[15:8	]		
3rd Byte				Da	ta[7:0]			

a write transaction targets a read-only register, nothing is written to the device.

### **Burst Transaction Address Incrementing Modes**

With a burst transaction, the address of the initial register is entered once. The data of the targeted register can then be written or read. If the serial clock keeps running, and if  $\overline{CS}$  remains asserted, the device increments the address pointer and writes or reads the next data after the next 16 serial clock periods. This scheme goes on until  $\overline{CS}$  is deasserted.

There are two address incrementing modes. In one mode, the address is simply incremented by one (default mode), while in the other, the address is incremented contextually. When writing DAC data registers in a burst fashion using contextual addressing, the host would write the address of the first port that is DAC-configured (starting from the lowest port index). As  $\overline{\text{CS}}$  remains asserted and another set of 16 serial clock cycles are received, the next DAC-configured port is written. This scheme continues until the last DAC-configured port is reached. At that point, any additional serial clock cycle results in looping back to the first DAC-configured port.

The contextual addressing scheme is only valid for writing DAC data registers, as described above, and reading ADC data registers.

#### **Interrupt Operations**

The MAX11300 issues interrupts to alert the host of various events. All events are recorded by the interrupt register. The assertion of an interrupt register bit results in the assertion of the interrupt port  $(\overline{\text{INT}})$  if that interrupt bit

**Table 2. Multiple Register SPI Transaction Format** 

	В7	В6	B5	B4	В3	B2	B1	В0					
1st Byte			P	Address_N[6:	0]			R/WB					
2nd Byte				Da	a_N[15:8]								
3rd Byte				Da	ta_N[7:0]								
4th Byte				Data	_N+1[15:8]								
5th vyte				Dat	a_N+1[7:0]								
6th Byte				Data	_N+2[15:8]								
7th Byte		Data_N+2[7:0]											
8th vyte				Data	_N+3[15:8]								
9th Byte				Dat	a_N+3[7:0]								
10th Byte				Data	_N+4[15:8]								
11th Byte				Dat	a_N+4[7:0]								

is not masked. By default, all interrupts are masked upon power-up or reset. The interrupts are listed hereafter.

The ADCFLAG (ADC Flag) interrupt indicates that the ADC just completed a conversion or set of conversions. It is asserted either at the end of a conversion when the ADC is in single-conversion mode or at the end of a sweep when the ADC is either in single-sweep mode or continuous-sweep mode. ADCFLAG is cleared when the interrupt register is read.

The ADCDR (ADC Data Ready) interrupt is asserted when at least one ADC data register is refreshed. Since one conversion per ADC-configured port is performed per sweep, many sweeps may be required before refreshing the data register of a given ADC-configured port that utilizes the averaging function. See the <u>ADC Averaging Function</u> section. To determine which ADC-configured port received a new data sample, the host must read the ADC status registers. ADCDR is cleared after the interrupt register and both ADC status registers are read subsequently.

The ADCDM (ADC Data Missed) interrupt is asserted when any ADC data register is not read by the host before new data is stored in that ADC data register. ADCDM is cleared after the interrupt register is read.

The GPIER (GPI Event Received) interrupt indicates that an event has been received on one of the GPI-configured ports. Each GPI port can be configured to generate an interrupt for an event such as detecting a rising edge, a falling edge, or either edge at the corresponding port. If the GPI port is configured to detect no edge, it is equivalent to masking the interrupt related to that port. A GPI status register allows the host to identify which port detected the event. GPIER is cleared after the interrupt register and both GPI status registers are read subsequently.

The GPIEM (GPI Event Missed) interrupt informs the host that it did not service the GPI interrupt caused by the occurrence of an event recorded by GPI status registers before another event was received on the same port. The host must read the interrupt register and the GPI status registers whenever a GPI event received interrupt occurs; otherwise, the GPIEM register is asserted upon receiving the next event. This interrupt must be used in conjunction with the GPIER interrupt bit to operate properly. GPIEM is cleared after the interrupt register and both GPI status registers are read subsequently.

The DACOI (DAC Overcurrent) interrupt indicates that a DAC-configured port current exceeded approximately 50mA. This limit is not configurable. A DAC overcurrent status register allows the host to identify which DAC-

configured port exceeded the 50mA current limit. DACOI is cleared after the interrupt register is read, and both DAC overcurrent status registers are read subsequently.

The TMPINT[2:0] (Internal Temperature Monitor) interrupt has three sources of interrupt, each independently controllable: a new internal temperature value is ready, the internal temperature value exceeds the maximum limit, or the internal temperature value is below the minimum limit. TMPINT is cleared after the interrupt register is read.

The TMPEXT1[2:0] (1st External Temperature Monitor) interrupt has three sources of interrupt, each independently controllable: a new first external temperature value is ready, the first external temperature value exceeds the maximum limit, or the first external temperature value is below the minimum limit. TMPEXT1 is cleared after the interrupt register is read.

The TMPEXT2[2:0] (2nd External Temperature Monitor) interrupt has three sources of interrupt, each independently controllable: a new second external temperature value is ready, the second external temperature value exceeds the maximum limit, or the second external temperature value is below the minimum limit. TMPEXT2 is cleared after the interrupt register is read.

The VMON (High-Voltage Supply Monitor) interrupt is triggered when AVDDIO supply voltage falls below approximately 4V. VMON is cleared after the interrupt register is read

#### **Temperature Sensors Overview**

The MAX11300 integrates one internal and two external temperature sensors. The external sensors are diodeconnected transistors, typically a low-cost, easily mounted 2N3904 NPN type, that replace conventional thermistors or thermocouples. The external sensors' accuracy is typically ±1°C over the -40°C to +150°C temperature range with no calibration necessary. Use of a transistor with a different ideality factor produces a proportionate difference in the absolute measured temperature. Parasitic series resistance results in a temperature reading error of about 0.25°C per Ohm of resistance. The MAX11300 features a series resistance cancellation mode (RS CANCEL) that eliminates this error for resistances up to 10 Ohms. The external sensors can also measure the die temperature of other ICs, such as microprocessors, that contain a substrate-connected diode available for temperature-sensing purposes. Temperature data can be read from the temperature data registers. The temperature data format is in two's complement, with one LSB representing 0.125°C.

Table 3. Register Table

Register bits that are shown unused do not impact device functionality and read out as "0".

Register Description

DESCRIPTION	B15	B14	B13	B12	B11	B10	B3	88	B7	B6	B5	<b>B</b> 4	B3	B2	B1	B0	DEFAULT
									DEVID[15:0]	5:0]							0x0024
	VMON		TMPEXT	T2[2:0]	TMP	TMPEXT1[2:0]	[c	-	TMPINT[2:0]	[[	DACOI	GPIDM	GPIDR	ADCDM	ADCDR	ADCFLAG	0000x0
i .									ADCST[15:0]	[9:0]							0000×0
						UNL	UNUSED							ADCS	ADCST[19:16]		0000×0
								_ <b>-</b>	DACOIST[15:0]	[15:0]							0000×0
						UNL	UNUSED							DACOI	DACOIST[19:16]		0×0000
									GPIST[15:0]	5:0]							0000×0
						UNC	UNUSED							GPIS	GPIST[19:16]		0000×0
		) N	UNUSED							Ι Ι	TMPINTDAT[11:0]	11:0]					0000×0
		Š	UNUSED							É	TMPEXT1DAT[11:0]	[11:0]					0000x0
		N D	UNUSED							É	TMPEXT2DAT[11:0]	[11:0]					0000×0
									GPIDAT[15:0]	15:0]							0000×0
						UNF	UNUSED							GPID⁄	GPIDAT[19:16]		0×0000
									GPODAT[15:0]	[15:0]							0×0000
						UNC	UNUSED							GPOD	GPODAT[19:16]		0000×0
Device control	RESET	BRST	LPEN	RS_CANCEL	TMPPER		TMPCTL[2:0]	0]	THSHDN	DACREF	ADCCONV[1:0]	NV[1:0]	DACC	DACCTL[1:0]	ADCC	ADCCTL[1:0]	0000000
Interrupt mask	VMON		TMPEXT2 MSK[2:0]	<Т2 ::0]	ĘΣ	TMPEXT1 MSK[2:0]			TMPINT MSK[2:0]		DACOI	GPID	GPIDR	ADCDM MSK	ADCDR	ADCFLAG MSK	OXFFFF
GPI IRQ mode; ports 0-7	GPIMD_7[1:0]	[1:0]	GPIN	GPIMD_6[1:0]	GPIMD_5[1:0]	5[1:0]	GPIMD_4[1:0]	_4[1:0]	GPIMD	GPIMD_3[1:0]	GPIMD_2[1:0]	_2[1:0]	GPIMD	GPIMD_1[1:0]	GPIME	GPIMD_0[1:0]	0x0000

Table 3. Register Table (continued)

0x0000 0x0000											
	TMPINTMONCFG [1:0]	TMPINTMONGF.	TMPINTMONGF	TMPINTMONGE	TMPINTMONCF.	TMPINTMONCF	TMPINTMONGF	TMPINTMONGF	TMPINTMONGF	TMPINTMONGE	TMPINTMONGF([1:0]
	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]	TMPEXT1MONCFG [1:0]
DACPRSTDAT1[11:0]	D.	D.	D. D	5	2	5	<u> </u>	<u>δ</u>	<u>δ</u>	2	2
DAC	DAC	DAC DAC	DAC DAC	DAC DAC TITLE TALK	DAC DAC TIVE TANDACT T	DAC DAC THE TATE TATE THE TATE	DAC	DAC THE THE TATE TO THE TATE T	DAC   F   TT   MT   TT   MT   TT   TT   TT	DAC	DAC
	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED
								[0]			
DAC preset	data #2 Temperature monitor	data #2 Temperature monitor configuration internal temperature high threshold	data #2 Temperature monitor configuration Internal temperature high threshold Internal temperature low threshold	data #2  Temperature monitor configuration Internal temperature high threshold Internal temperature low threshold  1** external temperature high threshold  1** external temperature high threshold	Temperature monitor configuration Internal temperature high threshold Internal temperature low threshold Itemperature high threshold	data #2  Temperature monitor configuration Internal temperature high threshold  1** external temperature low threshold  1** external temperature low threshold  2** external temperature low threshold  2** external temperature ligh threshold	data #2  Temperature monitor configuration Internal threshold Internal temperature low threshold  1* external temperature low threshold  1* external temperature low threshold  2* external temperature low threshold	Temperature monitor configuration Internal threshold Internal temperature high threshold Internal temperature high threshold I** external temperature high threshold I** external temperature low threshold I** exter	Temperature monitor configuration Internal itemperature low threshold  2 <sup>st</sup> external itemperature low threshold  2 <sup>st</sup> external itemperature low threshold  Port 0 configuration  Port 1 configuration	data #2  Temperature monitor configuration Internal Internal Internal Internal Internal Internal Internal Internal Internal Intershold I* external Itemperature high threshold Z² external Itemperature high threshold Port 0 configuration Port 1 configuration Port 2 configuration	Temperature monitor configuration Internal Internal Internal Internal Internal Internal Intershold I** external I** extern
0x17		<b>ω</b> σ	∞	8 6 4 8	8 6 4 <u>B</u> ∪						0x18 0x19 0x10 0x10 0x119 0x12 0x20 0x20 0x23

	DEFAULT	000000	0000×0	0000×0	000000	0000×0	0000×0	0000×0	000000	000000	000000	000000	000000	000000	000000	000000	0x0000	0x0000	0x0000	0000×0
	B0																			
	B1																			
	B2																			
	B3																			
	<b>8</b>	l_5[11:0]	1_6[11:0]	[_7[11:0]	[_8[11:0]	[-9[11:0]	_10[11:0]	_11[11:0]	_12[11:0]	_13[11:0]	_14[11:0]	_15[11:0]	_16[11:0]	_17[11:0]	_18[11:0]	_19[11:0]	_0[11:0]	_1[11:0]	_2[11:0]	3[11:0]
	B5	FUNCPRM_5[11:0]	FUNCPRM_6[11:0]	FUNCPRM_7[11:0]	FUNCPRM_8[11:0]	FUNCPRM_9[11:0]	FUNCPRM_10[11:0]	FUNCPRM_11[11:0]	FUNCPRM_12[11:0]	FUNCPRM_13[11:0]	FUNCPRM_14[11:0]	FUNCPRM_15[11:0]	FUNCPRM_16[11:0]	FUNCPRM_17[11:0]	FUNCPRM_18[11:0]	FUNCPRM_19[11:0]	ADCDAT_0[11:0]	ADCDAT_1[11:0]	ADCDAT_2[11:0]	ADCDAT_3[11:0]
	B7 B6																			
	B8																			
	B9																			
	B10																			
<b>(F</b>	B11																			
(continued)	B12	[0	0]	[0	[0	[0	[0:	[0:	:0]	:0]	:0]	:0]	:0]	:0]	:0]	:0]				
	B13	FUNCID_5[3:0]	FUNCID_6[3:0]	FUNCID_7[3:0]	FUNCID_8[3:0]	FUNCID_9[3:0]	FUNCID_10[3:0]	FUNCID_11[3:0]	FUNCID_12[3:0]	FUNCID_13[3:0]	FUNCID_14[3:0]	FUNCID_15[3:0]	FUNCID_16[3:0]	FUNCID_17[3:0]	FUNCID_18[3:0]	FUNCID_19[3:0]	UNUSED	UNUSED	UNUSED	UNUSED
Table	5 B14	Π	υŦ	J. J.	υ٦	FU	֝֝֝֝֝֝֝֝ <del>֚</del>	IJ.	Į.	FUR	Į.	ĮŪ.	ĮŪ.	ĮŪ.	ĮŪ.	Į.				
ster .	N B15									ر				ر			ata	ata	ata	ata
Table 3. Register Table	DESCRIPTION	Port 5 configuration	Port 6 configuration	Port 7 configuration	Port 8 configuration	Port 9 configuration	Port 10 configuration	Port 11 configuration	Port 12 configuration	Port 13 configuration	Port 14 configuration	Port 15 configuration	Port 16 configuration	Port 17 configuration	Port 18 configuration	Port 19 configuration	Port 0 ADC data	Port 1 ADC data	Port 2 ADC data	Port 3 ADC data
Table ;	ADDRESS	0x25	0x26	0x27	0x28	0x29	0x2A	0x2B	0x2C	0x2D	0x2E	0x2F	0x30	0x31	0x32	0x33	0x40	0x41	0x42	0x43

Table 3. Register Table (continued)

ADDRESS	DESCRIPTION	B15 B14 B13 B12	811         810         89         88         87         86         85         84         83         82         81         80         80	DEFAULT
0x44	Port 4 ADC data	UNUSED	ADCDAT_4[11:0]	000000
0x45	Port 5 ADC data	UNUSED	ADCDAT_5[11:0]	0000×0
0x46	Port 6 ADC data	UNUSED	ADCDAT_6[11:0]	000000
0x47	Port 7 ADC data	UNUSED	ADCDAT_7[11:0]	000000
0x48	Port 8 ADC data	UNUSED	ADCDAT_8[11:0]	000000
0x49	Port 9 ADC data	UNUSED	ADCDAT_9[11:0]	0000×0
0x4A	Port 10 ADC data	UNUSED	ADCDAT_10[11:0]	0x0000
0x4B	Port 11 ADC data	UNUSED	ADCDAT_11[11:0]	000000
0x4C	Port 12 ADC data	UNUSED	ADCDAT_12[11:0]	000000
0x4D	Port 13 ADC data	UNUSED	ADCDAT_13[11:0]	000000
0x4E	Port 14 ADC data	UNUSED	ADCDAT_14[11:0]	000000
0x4F	Port 15 ADC data	UNUSED	ADCDAT_15[11:0]	0000×0
0x20	Port 16 ADC data	UNUSED	ADCDAT_16[11:0]	000000
0x51	Port 17 ADC data	UNUSED	ADCDAT_17[11:0]	0000×0
0x52	Port 18 ADC data	UNUSED	ADCDAT_18[11:0]	000000
0x53	Port 19 ADC data	UNUSED	ADCDAT_19[11:0]	0x0000
09x0	Port 0 DAC data	UNUSED	DACDAT_0[11:0]	000000
0x61	Port 1 DAC data	UNUSED	DACDAT_1[11:0]	0×0000
0x62	Port 2 DAC data	UNUSED	DACDAT_2[11:0]	0×0000
0x63	Port 3 DAC data	UNUSED	DACDAT_3[11:0]	000000
0x64	Port 4 DAC data	UNUSED	DACDAT_4[11:0]	0000×0
				-

	DEFAULT	0000000	0000000	0000000	000000	0000000	0000000	0000000	000000	000000	0000000	000000	0000000	000000	0000000	0000×0
	B0															
	B1															
	B2															
	B3															
	B4	11:0]	11:0]	11:0]	11:0]	11:0]	[11:0]	[11:0]	[11:0]	[11:0]	[11:0]	[11:0]	[11:0]	[11:0]	[11:0]	[11:0]
	B5	DACDAT_5[11:0]	DACDAT_6[11:0]	DACDAT_7[11:0]	DACDAT_8[11:0]	DACDAT_9[11:0]	DACDAT_10[11:0]	DACDAT_11[11:0]	DACDAT_12[11:0]	DACDAT_13[11:0]	DACDAT_14[11:0]	DACDAT_15[11:0]	DACDAT_16[11:0]	DACDAT_17[11:0]	DACDAT_18[11:0]	DACDAT_19[11:0]
	Be								J	J		J	J	J		
	B7															
	B8															
	B10 B9															
	B11 B1															
ਰ	B.															
inue	B12															
(con	B13	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED
able	B14	5	ī.	īn	ī	ī.	ī.	ī.	In	ī	ī	In	ī.	In	ī.	5
er Ta	B15															
Table 3. Register Table (continued)	DESCRIPTION	Port 5 DAC data	Port 6 DAC data	Port 7 DAC data	Port 8 DAC data	Port 9 DAC data	Port 10 DAC data	Port 11 DAC data	Port 12 DAC data	Port 13 DAC data	Port 14 DAC data	Port 15 DAC data	Port 16 DAC data	Port 17 DAC data	Port 18 DAC data	Port 19 DAC data
Table 3	ADDRESS	0x65	99×0	0x67	0x68	69×0	0x6A	0x6B	0x6C	0x6D	0x6E	0x6F	0×70	0x71	0x72	0x73

## Register Detailed Description Device ID Register (Read)

BIT	FIELD NAME	DESCRIPTION
15:0	DEVID[15:0]	Device ID - 0000_0000_0010_0100

#### **Interrupt Register (Read)**

BIT	FIELD NAME	DESCRIPTION
0	ADCFLAG	<ul> <li>ADC flag interrupt</li> <li>Asserted when the ADC completes a conversion (ADC set in single-conversion mode) or when the ADC completes a sweep (ADC set in single-sweep or continuous-sweep mode).</li> <li>No interrupt is generated when the ADC is in idle mode.</li> <li>Cleared after the interrupt register is read.</li> </ul>
1	ADCDR	<ul> <li>ADC data ready interrupt</li> <li>Asserted when any ADC data register receives a new data sample. If a port is configured to average 2<sup>N</sup> samples, it takes 2<sup>N</sup> sweeps for that port data register to be refreshed and assert ADCDR.</li> <li>Data registers are refreshed either at the end of a conversion (ADC set in single-conversion mode) or at the end of a sweep (ADC set in single-sweep or continuous-sweep mode).</li> <li>Cleared after the interrupt register is read, and after both ADCST[15:0] and ADCST[19:16] registers are read subsequently.</li> </ul>
2	ADCDM	<ul> <li>ADC data missed interrupt</li> <li>Asserted when the host missed reading a port's ADC data register by the time that port's ADC data register is overwritten by new data.</li> <li>Cleared after the interrupt register is read.</li> </ul>
3	GPIDR	<ul> <li>GPI event ready interrupt</li> <li>Asserted when a new event is captured by GPI-configured ports. The type of event is set by the corresponding GPI IRQ mode register. The host can then consult GPIST[15:0] and GPIST[19:16] registers to identify the port that caused the interrupt.</li> <li>Cleared after the interrupt register is read, and after both GPIST[15:0] and GPIST[19:16] are read subsequently.</li> </ul>
4	GPIDM	<ul> <li>GPI event missed interrupt</li> <li>Asserted when the host missed reading the GPI status register by the time that register is overwritten.</li> <li>Must be used in conjunction with GPIDR for proper operation.</li> <li>Cleared after the interrupt register is read, and after both GPIST[15:0] and GPIST[19:16] are read subsequently.</li> </ul>
5	DACOI	<ul> <li>DAC driver overcurrent interrupt</li> <li>Asserted when the DAC driver current exceeds approximately 50mA. The host can then read DACOIST[15:0] and DACOIST[19:16] to identify the port that caused the interrupt.</li> <li>Cleared after the interrupt register is read, and after both DACOIST[15:0] and DACOIST[19:16] registers are read subsequently.</li> </ul>

## **Interrupt Register (Read) (continued)**

BIT	FIELD NAME	DESCRIPTION
8:6	TMPINT[2:0]	<ul> <li>Internal temperature interrupts</li> <li>TMPINT[2]: Asserted when the internal temperature value is larger than the value stored in TMPINTHI[11:0]. Cleared after the interrupt register is read.</li> <li>TMPINT[1]: Asserted when the internal temperature value is lower than the value stored in TMPINTLO[11:0]. Cleared after the interrupt register is read.</li> <li>TMPINT[0]: Asserted when a new temperature value is available. Cleared after the interrupt register is read.</li> </ul>
11:9	TMPEXT1[2:0]	<ul> <li>1st external temperature interrupts</li> <li>TMPEXT1[2]: Asserted when the 1st external temperature value is larger than the value stored in TMPEXT1HI[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT1[1]: Asserted when the 1st external temperature value is lower than the value stored in TMPEXT1LO[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT1[0]: Asserted when a new temperature value is available. Cleared after the interrupt register is read.</li> </ul>
14:12	TMPEXT2[2:0]	<ul> <li>2nd external temperature interrupts</li> <li>TMPEXT2[2]: Asserted when the 2nd external temperature value is larger than the value stored in TMPEXT2HI[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT2[1]: Asserted when the 2nd external temperature value is lower than the value stored in TMPEXT2LO[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT2[0]: Asserted when a new temperature value is available. Cleared after the interrupt register is read.</li> </ul>
15	VMON	High-voltage supply monitor interrupt     Asserted when the high voltage supply (AVDDIO) falls below approximately 4V.     Cleared after the interrupt register is read.

## **ADC Status Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
15:0	ADCST[15:0]	Status of ADC data received for ports 0 to 19
3:0	ADCST[19:16]	Once new data is written in an ADC data register, the corresponding ADCST bit is asserted.
		The new data is written only after the set of samples to average is collected when the averaging function is enabled.
		This register content is not affected by any related interrupt mask. Activity on ADC-configured ports is recorded by this register regardless of the mask interrupt register setting.
		Cleared after the interrupt register is read, and after both ADCST[15:0] and ADCST[19:16] registers are read, subsequently.

## **Overcurrent Status Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
15:0	DACOIST[15:0]	Status of DAC drivers overcurrent for ports 0 to 19
3:0	DACOIST[19:16]	<ul> <li>Once a port driver exceeds approximately 50mA, the host can identify which driver caused the interrupt by reading DACOIST[15:0] and DACOIST[19:16].</li> <li>This register content is not affected by any related interrupt mask. Activity on overcurrent detection is recorded by these registers regardless of the mask interrupt register setting.</li> <li>Cleared after the interrupt register is read, and after both DACOIST[15:0] and DACOIST[19:16] registers are read, subsequently</li> </ul>

## **Internal Temperature Data Register (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	TMPINTDAT[11:0]	<ul> <li>Internal temperature measurement data</li> <li>Temperature measurement produced by the internal temperature sensor.</li> <li>The data sample is represented in two's complement, and one LSB represents 0.125°C.</li> </ul>

## **1st External Temperature Data Register (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT1DAT[11:0]	1st external temperature measurement data     Temperature measurement produced by the first external temperature sensor.
11.0	TWILEXTIDAT[TI:0]	The data sample is represented in two's complement, and one LSB represents 0.125°C.

### **2nd External Temperature Data Register (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT2DAT[11:0]	<ul> <li>2nd external temperature measurement data</li> <li>Temperature measurement produced by the second external temperature sensor.</li> <li>The data sample is represented in two's complement, and one LSB represents 0.125°C.</li> </ul>

## **GPI Status Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
15:0 3:0	GPIST[15:0] GPIST[19:16]	<ul> <li>Status of GPI event detection for ports 0 to 19</li> <li>Asserted when an event is detected on a GPI-configured port. The type of event to detect is set by the corresponding GPI IRQ register.</li> <li>Once a GPIDT interrupt is generated, the host can identify which GPI port(s) caused the interrupt by reading GPIST[15:0] and GPIST[19:16] registers.</li> <li>GPIST content is not affected by any related interrupt mask. Activity on GPI-configured ports is recorded by GPIST regardless of the mask interrupt register setting.</li> <li>Cleared after the interrupt register is read, and after both GPIST[15:0] and GPIST[19:16] registers are read, subsequently.</li> </ul>

## **Interrupt Mask Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
0	ADCFLAGMSK	ADC flag interrupt mask  Masks ADCFLAG interrupt bit when asserted.  In ADC continuous-sweep mode, INT is asserted for 100nS at the end of each sweep whether ADCFLAG interrupt is cleared or not.  Therefore the assertion of ADCFLAG interrupt bit from pulling INT low.  Callows the assertion of ADCFLAG interrupt bit to pull INT low.
1	ADCDRMSK	ADC data ready interrupt mask  Masks ADCDR interrupt bit when asserted.  1: Prevents the assertion of ADCDR interrupt bit from pulling INT low.  O: Allows the assertion of ADCDR interrupt bit to pull INT low.
2	ADCDMMSK	<ul> <li>ADC data missed interrupt mask</li> <li>Masks ADCDM interrupt bit when asserted.</li> <li>1: Prevents the assertion of ADCDM interrupt bit from pulling INT low.</li> <li>0: Allows the assertion of ADCDM interrupt bit to pull INT low.</li> </ul>
3	GPIDRMSK	<ul> <li>GPI event ready interrupt</li> <li>Masks GPIDR interrupt bit when asserted.</li> <li>Supersedes the settings in the GPI IRQ Mode registers.</li> <li>1: Prevents the assertion of GPIDR interrupt bit from pulling INT low.</li> <li>0: Allows the assertion of GPIDR interrupt bit to pull INT low.</li> </ul>
4	GPIDMMSK	GPI event missed interrupt mask  Masks GPIDM interrupt bit when asserted.  Can be deasserted only if GPIDRMSK is deasserted.  1: Prevents the assertion of GPIDM interrupt bit from pulling INT low.  O: Allows the assertion of GPIDM interrupt bit to pull INT low.
5	DACOIMSK	DAC driver overcurrent interrupt mask  Masks DACOI interrupt bit when asserted.  1: Prevents the assertion of DACOI interrupt bit from pulling INT low.  0: Allows the assertion of DACOI interrupt bit to pull INT low.
8:6	TMPINTMSK[2:0]	<ul> <li>Internal temperature interrupt mask</li> <li>Masks TMPINT[2:0] interrupt bits when asserted on a bit-by-bit basis.</li> <li>1: Prevents the assertion of TMPINT[i] interrupt bit from pulling INT low (0≤i≤2).</li> <li>0: Allows the assertion of TMPINT[i] interrupt bit to pull INT low (0≤i≤2).</li> </ul>
11:9	TMPEXT1MSK[2:0]	1st external temperature interrupt mask         Masks TMPEXT1[2:0] interrupt bits when asserted on a bit-by-bit basis.         1: Prevents the assertion of TMPEXT1[i] interrupt bit from pulling INT low (0≤i≤2).         0: Allows the assertion of TMPEXT1[i] interrupt bit to pull INT low (0≤i≤2).
14:12	TMPEXT2MSK[2:0]	<ul> <li>2nd external temperature interrupt mask</li> <li>Masks TMPEXT2[2:0] interrupt bits when asserted on a bit-by-bit basis.</li> <li>1: Prevents the assertion of TMPEXT2[i] interrupt bit from pulling INT low (0≤i≤2).</li> <li>O: Allows the assertion of TMPEXT2[i] interrupt bit to pull INT low (0≤i≤2).</li> </ul>
15	VMONMSK	High-voltage supply monitor mask  Masks VMON interrupt bit when asserted.  1: Prevents the assertion of VMON interrupt bit from pulling INT low.  O: Allows the assertion of VMON interrupt bit to pull INT low.

## **GPI IRQ Mode Registers (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
1:0	GPIMD_0[1:0]	GPI interrupt request mode for ports 0 to 19
3:2	GPIMD_1[1:0]	Each input port is controlled by GPIMD, a 2-bit code.
5:4	GPIMD_2[1:0]	• For a given port i (0≤i≤19):
7:6	GPIMD_3[1:0]	GPIMD_i[1:0] = 00: GPIST[i] is never asserted
9:8	GPIMD_4[1:0]	GPIMD_i[1:0] = 01: GPIST[i] is asserted upon detection of a positive edge
11:10	GPIMD_5[1:0]	GPIMD_i[1:0] = 10: GPIST[i] is asserted upon detection of a negative edge
13:12	GPIMD_6[1:0]	GPIMD_i[1:0] = 11: GPIST[i] is asserted upon detection of a positive or a negative edge
15:14	GPIMD_7[1:0]	
1:0	GPIMD_8[1:0]	
3:2	GPIMD_9[1:0]	
5:4	GPIMD_10[1:0]	
7:6	GPIMD_11[1:0]	
9:8	GPIMD_12[1:0]	
11:10	GPIMD_13[1:0]	
13:12	GPIMD_14[1:0]	
15:14	GPIMD_15[1:0]	
1:0	GPIMD_16[1:0]	
3:2	GPIMD_17[1:0]	
5:4	GPIMD_18[1:0]	
7:6	GPIMD_19[1:0]	

## **Device Control Register (Read/Write)**

DIT	FIELD MAME	DECODIDATION
BIT	FIELD NAME	DESCRIPTION
1:0	ADCCTL[1:0]	<ul> <li>ADC conversion mode selection</li> <li>00: Idle mode – The ADC does not perform any conversion.</li> <li>01: Single sweep – The ADC performs one conversion for each of the ADC-configured ports sequentially. The assertion of CNVT triggers the single sweep. The sweep starts with the ADC-configured port of lowest index and stops with the ADC-configured port of highest index.</li> <li>10: Single conversion – The ADC performs one conversion for the current port. It starts with the lowest index port that is ADC-configured, and it progresses to higher index ports as CNVT is asserted.</li> <li>11: Continuous sweep – This mode is not controlled by CNVT. The ADC continuously sweeps the ADC-configured ports.</li> </ul>
3:2	DACCTL[1:0]	<ul> <li>DAC mode selection</li> <li>00: Sequential update mode for DAC-configured ports.</li> <li>01: Immediate update mode for DAC-configured ports. The DAC-configured port that received new data is the next port to be updated. After updating that port, the DAC-configured port update sequence continues from that port onward. A minimum of 80μs must be observed before requesting another immediate update.</li> <li>10: All DAC-configured ports use the same data stored in DACPRSTDAT1[11:0].</li> <li>11: All DAC-configured ports use the same data stored in DACPRSTDAT2[11:0].</li> </ul>
5:4	ADCCONV[1:0]	ADC conversion rate selection  Ou: ADC conversion rate of 200ksps (default)  Ou: ADC conversion rate of 250ksps  10: ADC conversion rate of 333ksps  11: ADC conversion rate of 400ksps

## **Device Control Register (Read/Write) (continued)**

BIT	FIELD NAME	DESCRIPTION			
6	DACREF	<ul> <li>DAC voltage reference selection</li> <li>0: External reference voltage</li> <li>1: Internal reference voltage</li> </ul>			
7	THSHDN	<ul> <li>Thermal shutdown enable</li> <li>0: Thermal shutdown function disabled.</li> <li>1: Thermal shutdown function enabled. If the internal temperature monitor is enabled, and if the internal temperature is measured to be larger than 145°C, the device is reset, thus bringing all channels to high-impedance mode and setting all registers to their default value.</li> </ul>			
10:8	TMPCTL[2:0]	Temperature monitor selection TMPCTL[0]: Internal temperature monitor (0: disabled; 1: enabled) TMPCTL[1]: 1st external temperature monitor (0: disabled; 1: enabled) TMPCTL[2]: 2nd external temperature monitor (0: disabled; 1: enabled)			
11	TMPPER	Temperature conversion time control  O: Default conversion time setting  1: Extended conversion time setting			
12	RS_CANCEL	Temperature sensor series resistor cancellation mode  O: Temperature sensor series resistance cancellation disabled.  T: Temperature sensor series resistance cancellation enabled.			
13	LPEN	Power mode selection  O: Default power mode for normal operations  I: Lower power mode. The analog ports are in high-impedance mode. The device can be brought out of the lower power mode by deasserting this bit. The device would then undergo the regular power-on sequence.			
14	BRST	<ul> <li>Serial interface burst-mode selection</li> <li>0: Default address incrementing mode. The address is automatically incremented by "1" in burst mode.</li> <li>1: Contextual address incrementing mode. In burst mode, the address automatically points to the next ADC- or DAC-configured port data register. Specifically, when reading ADC data (writing DAC data), the serial interface reads (writes to) only the data registers of those ports that are ADC-configured (DAC-configured). This mode applies to ADC data read and DAC data write, not DAC data read.</li> </ul>			
15	RESET	DAC data write, not DAC data read.  Soft reset control  Self-clearing soft reset register, equivalent to power-on reset.			

## **GPI Data Registers (Read)**

BIT	FIELD NAME	DESCRIPTION		
15:0	GPIDAT[15:0]	Data received on GPI ports 0 to 19		
3:0	GPIDAT[19:16]	<ul> <li>The data received on GPI-configured ports can be read by the host.</li> <li>For a given port i (0≤i≤19):</li> <li>GPIDAT[i] = 0: A logic zero level is received at GPI port i</li> <li>GPIDAT[i] = 1: A logic one level is received at GPI port i</li> </ul>		

### **GPO Data Registers (Read/Write)**

BIT	FIELD NAME	DESCRIPTION		
15:0	GPODAT[15:0]	Data transmitted through GPO ports 0 to 19		
3:0	GPODAT[19:16]	<ul> <li>Data written by the host to be transmitted through the GPO-configured ports</li> <li>For a given port i (0≤i≤19):</li> <li>GPIDAT[i] = 0: A logic zero level is transmitted through GPO port i</li> <li>GPIDAT[i] = 1: A logic one level is transmitted through GPO port i</li> </ul>		

### **DAC Preset Data Registers (Read/Write)**

BIT	FIELD NAME	DESCRIPTION	
11:0	DACPRSTDAT1[11:0]	DAC preset data register 1 and 2	
11:0	DACPRSTDAT2[11:0]	<ul> <li>DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)</li> <li>Writing to these registers does not alter the contents of the DAC data registers</li> </ul>	

### **Temperature Monitor Configuration Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
1:0	TMPINTMONCFG[1:0]	Number of samples averaged for calculating the internal temperature  O0: 4 samples O1: 8 samples 10: 16 samples 11: 32 samples
3:2	TMPEXT1MONCFG[1:0]	Number of samples averaged for calculating the 1st external temperature  • 00: 4 samples  • 01: 8 samples  • 10: 16 samples  • 11: 32 samples
5:4	TMPEXT2MONCFG[1:0]	Number of samples averaged for calculating the 2nd external temperature  00: 4 samples  01: 8 samples  10: 16 samples  11: 32 samples

### **Internal Temperature Monitor High Threshold Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION	
11:0	TMPINTHI[11:0]	Internal temperature monitor high threshold  • Maximum temperature value beyond which TMPINT[2] is asserted.  • This value is represented in two's complement; one LSB represents 0.125°C.	

### **Internal Temperature Monitor Low Threshold Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION	
11:0	TMPINTLO[11:0]	<ul> <li>Internal temperature monitor low threshold</li> <li>Minimum temperature value below which TMPINT[1] is asserted.</li> <li>This value is represented in two's complement; one LSB represents 0.125°C.</li> </ul>	

### 1st External Temperature Monitor High Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION	
11:0	TMPEXT1HI[11:0]	1st external temperature monitor high threshold	
		Maximum temperature value beyond which TMPEXT1[2] is asserted.  This value is represented in two's complement; and LSP represents 0.125°C.	
		<ul> <li>This value is represented in two's complement; one LSB represents 0.125°C.</li> </ul>	

#### 1st External Temperature Monitor Low Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION	
11:0	TMPEXT1LO[11:0]	1st external temperature monitor low threshold	
		Minimum temperature value below which TMPEXT1[1] is asserted.	
		This value is represented in two's complement; one LSB represents 0.125°C.	

#### 2nd External Temperature Monitor High Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION	
11:0	TMPEXT2HI[11:0]	<ul> <li>2nd external temperature monitor high threshold</li> <li>Maximum temperature value beyond which TMPEXT2[2] is asserted.</li> <li>This value is represented in two's complement; one LSB represents 0.125°C.</li> </ul>	

## 2nd External Temperature Monitor Low Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION	
11:0	TMPEXT2LO[11:0]	Minimum temperature monitor low threshold     Minimum temperature value below which TMPEXT2[1] is asserted.     This value is represented in two's complement; one LSB represents 0.125°C.	

## Port Configuration Registers (Read/Write)

BIT	FIELD NAME	DESCRIPTION			
11:0	FUNCPRM_0[11:0] FUNCPRM_1[11:0] FUNCPRM_2[11:0] FUNCPRM_3[11:0] FUNCPRM_5[11:0] FUNCPRM_6[11:0] FUNCPRM_7[11:0] FUNCPRM_8[11:0] FUNCPRM_9[11:0] FUNCPRM_10[11:0] FUNCPRM_10[11:0] FUNCPRM_11[11:0] FUNCPRM_11[11:0] FUNCPRM_12[11:0] FUNCPRM_13[11:0] FUNCPRM_13[11:0]	FUNCPRM_i[7:5]: # OF SAMPL  Defines the number of sam port's ADC data register. The samples to average can be  FUNCPRM_i[10:8]: RANGE  Determines the input voltage range of ports configured in	ES (for ADC-related functional replies to be captured and averaged the coding of the number of sample 1, 2, 4, 8, 16, 32, 64, or 128.	modes only) d before loading the result in the es is 2# OF SAMPLES. The number of out modes, or the output voltage	
	FUNCPRM_13[11:0]	VOLTAGE RANGE CODES	ADC VOLTAGE RANGE (V)	DAC VOLTAGE RANGE (V)	
	FUNCPRM_15[11:0]	000	No Range Selected	No Range Selected	
	FUNCPRM_16[11:0]	001	0 to +10	0 to +10	
	FUNCPRM_17[11:0] FUNCPRM_18[11:0]	010	-5 to +5	-5 to +5	
	FUNCPRM_19[11:0]	011	-10 to 0	-10 to 0	
		100	0 to +2.5	-5 to +5	
		101	Reserved	Reserved	
		110	0 to +2.5	0 to +10	
		111	Reserved	Reserved	
		ADC voltage reference sele     0: ADC internal voltage     1: ADC external voltage     determined by DACRE  FUNCPRM_i[11]: INV (for GPI-c     Asserted to invert the data in the control of the cont	e reference e reference (all modes except mo	ode 6) or DAC voltage reference  y) ort.	

## Port Configuration Registers (Read/Write)(continued)

BIT	FIELD NAME	DESCRIPTION
15:12	FUNCID_0[3:0] FUNCID_1[3:0] FUNCID_1[3:0] FUNCID_3[3:0] FUNCID_4[3:0] FUNCID_5[3:0] FUNCID_5[3:0] FUNCID_7[3:0] FUNCID_9[3:0] FUNCID_10[3:0] FUNCID_11[3:0] FUNCID_12[3:0] FUNCID_14[3:0] FUNCID_14[3:0] FUNCID_15[3:0] FUNCID_15[3:0] FUNCID_16[3:0] FUNCID_17[3:0] FUNCID_18[3:0] FUNCID_19[3:0]	<ul> <li>Functional mode for port i (0≤i≤19)</li> <li>When switching from one mode to another, it is recommended to first switch to the high-impedance mode. The duration for which the device may need to stay in the transitional high-impedance mode depends on the application and hardware configuration.</li> <li>0000: Mode 0 - High impedance</li> <li>The port is configured in high-impedance mode.</li> <li>0001: Mode 1 - Digital input with programmable threshold, GPI (Figure 8)</li> <li>The port is configured as a GPI whose threshold is set through the DAC data register. The DAC data register for that port needs to be set to the value corresponding to the intended input threshold voltage. Any input voltage above that programmed threshold is reported as a logic one. The input voltage must be between 0V and 5V.</li> <li>To avoid false interrupts, the port's GPIERMSK register bit must be asserted. The DAC data register can then be set for the desired threshold voltage. It may take up to 1ms for the threshold voltage to be effective. The port's GPIMD register bit is set next. At that point, GPIERMSK can be deasserted for the port to start detecting events. The data resulting from the comparison between the threshold voltage and the voltage at the port can be read from the corresponding GPIDAT register bit.</li> <li>0010: Mode 2 - Bidirectional level translator terminal (Figure 11)</li> <li>Any pair of adjacent ports can form a bidirectional level translator path. Only the lower index port of the pair needs to be configured to enable this mode. The other port (index + 1) must be set in high-impedance mode.</li> <li>Port 19 cannot be set in mode 2.</li> <li>The activity on this port is observable through its GPI path. The GPI-related registers are configured as described for mode 1.</li> </ul>

## Port Configuration Registers (Read/Write)(continued)

BIT	FIELD NAME	
BIT	FIELD NAME	<ul> <li>DESCRIPTION</li> <li>0011: Mode 3 - Register-driven digital output with DAC-controlled level, GPO (Figure 9)</li> <li>The port is configured as a GPO driven by the corresponding GPODAT register bit. The logic one level is set by the DAC data register of that port.</li> <li>The port's DAC data register needs to be set first. It may require up to 1ms for the port to be ready to produce the desired logic one level. At that point, the port can be set in mode 3. The logic level at the port is then controlled by the corresponding GPODAT register bit.</li> <li>0100: Mode 4 - Unidirectional path output with DAC-controlled level, GPO (Figure 10)</li> <li>The port is configured as a GPO forming the output of a unidirectional level translator path. The input port of that path is specified by the functional parameter, ASSOCIATED PORT, and that port must be separately configured in GPI mode. The port's DAC data register defines the logic one level. The data received by the GPI-configured port is transmitted by this port configured in mode 4.</li> <li>The data from the associated GPI-configured port can be inverted by asserting the functional parameter INV.</li> <li>Multiple ports configured in mode 4 can refer to the same GPI-configured port through the functional parameter, ASSOCIATED PORT. Therefore, one GPI-configured port can transmit its data to multiple ports configured in mode 4.</li> <li>To avoid false interrupts and unexpected activity at the port configured in mode 4, the GPI port must be configured before this port is configured in mode 4.</li> <li>Functional parameters to be set: INV, ASSOCIATED PORT</li> <li>0101: Mode 5 - Analog output for DAC (Figure 6)</li> <li>The port's DAC data register must be set for the desired voltage at the port. It may take up to 1ms for the port to reflect the data written in the DAC data register.</li> <li>Functional parameters to be set: RANGE (codes 001, 010, and 011 apply to this mode).</li> <li>0110: Mode 6 - Ana</li></ul>
		<ul> <li>Functional parameters to be set: INV, ASSOCIATED PORT</li> <li>0101: Mode 5 - Analog output for DAC (Figure 6)</li> <li>The port's DAC data register must be set for the desired voltage at the port. It may take up to 1ms for the port to reflect the data written in the DAC data register.</li> <li>Functional parameters to be set: RANGE (codes 001, 010, and 011 apply to this mode).</li> </ul>
		<ul> <li>Functional parameters to be set: RANGE (codes 001, 010, and 011 apply to this mode).</li> <li>0110: Mode 6 - Analog output for DAC with ADC monitoring (Figure 7)</li> <li>In addition to the functionality of mode 5, the port is sampled by the ADC. The result of the ADC conversion is stored in the port's ADC data register. The host can access that register to monitor the voltage at the port.</li> <li>When the ADC input voltage range is set from 0V to 2.5V, (RANGE = 100 or 110), the</li> </ul>
		<ul> <li>2.5V at the port. Internally, the DAC data register value is clipped, so that the PIXI port voltage is contained within a range from 0V to 5V to prevent device damage.</li> <li>Functional parameters to be set: AVR, RANGE</li> <li>0111: Mode 7 - Positive analog input to single-ended ADC (Figure 3)</li> <li>The port is configured as a single-ended ADC input.</li> <li>Functional parameters to be set: AVR, RANGE, # OF SAMPLES</li> </ul>
		<ul> <li>1000: Mode 8 - Positive analog input to differential ADC (Figure 4)</li> <li>The port is configured as a differential ADC positive input.</li> <li>Functional parameters to be set: AVR, RANGE, # OF SAMPLES, ASSOCIATED PORT</li> </ul>

## Port Configuration Registers (Read/Write)(continued)

BIT	FIELD NAME	DESCRIPTION
BIT	FIELD NAME	<ul> <li>1001: Mode 9 - Negative analog input to differential ADC</li> <li>The port is configured as a differential ADC negative input.</li> <li>The number of samples to average is defined by the associated positive port. The functional parameters AVR and RANGE must be identical to those used by the corresponding positive port.</li> <li>A port configured in mode 9 can be associated to more than one port configured in mode 8.</li> <li>Functional parameters to be set: AVR, RANGE</li> <li>1010: Mode 10 - Analog output for DAC and negative analog input to differential ADC (Figure 5)</li> <li>While this port drives the voltage corresponding to its DAC data register, it also operates as the negative input for the ADC.</li> <li>The number of samples to average is defined by the associated positive port. The functional parameters AVR and RANGE must be identical to those used by the corresponding positive port.</li> <li>A port configured in mode 10 can be associated to more than one port configured in mode 8.</li> <li>When the ADC input voltage range is set from 0V to 2.5V (RANGE = 100 or 110), the DAC data register value must be limited to the range of values corresponding to 0V to 2.5V at the port. Internally, the DAC data register value is clipped, so that the PIXI port voltage is contained within a range from 0V to 5V to prevent device damage.</li> <li>Functional parameters to be set: AVR, RANGE</li> <li>1011: Mode 11 - Terminal to GPI-controlled analog switch (Figure 12)</li> <li>In this mode, two adjacent ports can be connected together through an analog switch controlled by a GPI-configured port (designated by the functional parameter ASSOCIATED PORT). This function involves three ports. The switch controlling port needs to be separately configured in GPI mode. Only the port with the lower index needs to be configured in mode 11. The port with the higher index can be configured in any other mode, except mode 2. If the port of higher index operates in an ADC-rela</li></ul>
		needs to be configured in mode 11. The port with the higher index can be configured in any other mode, except mode 2. If the port of higher index operates in an ADC-related
		<ul> <li>Functional parameters to be set: INV, ASSOCIATED PORT</li> <li>1100: Mode 12 - Terminal to register-controlled analog switch</li> <li>This mode is identical to Mode 11, except that the switch remains closed as long as this port is configured in mode 12.</li> </ul>

**Table 4. Port Functional Modes** 

			FUNC	ID[3:0]						FUN	NCPR	M[11:0]	ı				
MODE	DESCRIPTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	High impedance	0	0	0	0												
1	Digital input with programmable threshold, GPI	0	0	0	1												
2	Bidirectional level translator terminal	0	0	1	0												
3	Register-driven digital output with DAC-controlled level, GPO	0	0	1	1												
4	Unidirectional path output with DAC-controlled level, GPO	0	1	0	0	INV							A	ssoc	CIATEI	D POF	₹T*
5	Analog output for DAC	0	1	0	1		F	RANGE									
6	Analog output for DAC with ADC monitoring	0	1	1	0	AVR	F	RANGE	<b>=</b>								
7	Positive analog input to single-ended ADC	0	1	1	1	AVR	F	RANGE	Ē	# 0	F SAN	/IPLES					
8	Positive analog input to differential ADC	1	0	0	0	AVR	F	RANGE	Ē	# 0	F SAN	/IPLES	А	ssoc	CIATE	D POF	₹T*
9	Negative analog input to differential ADC	1	0	0	1	AVR	F	RANGE	<b>=</b>								
10	Analog output for DAC and negative analog input to differential ADC (pseudo-differential mode)	1	0	1	0	AVR	F	RANGE	Ξ								
11	Terminal to GPI- controlled analog switch	1	0	1	1	INV							A	.SSO	CIATEI	D POF	₹T*
12	Terminal to register- controlled analog switch	1	1	0	0												

<sup>\*</sup>Port must be configured separately to a compatible mode.

## **ADC Data Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	ADCDAT_0[11:0] ADCDAT_1[11:0] ADCDAT_2[11:0] ADCDAT_3[11:0] ADCDAT_4[11:0] ADCDAT_5[11:0] ADCDAT_6[11:0] ADCDAT_6[11:0] ADCDAT_7[11:0] ADCDAT_9[11:0] ADCDAT_9[11:0] ADCDAT_10[11:0] ADCDAT_11[11:0] ADCDAT_12[11:0] ADCDAT_12[11:0] ADCDAT_13[11:0] ADCDAT_14[11:0] ADCDAT_15[11:0]	DESCRIPTION  ADC data for port i (0≤i≤19)     12-bit data produced by the ADC when converting the analog input signal on port i.     The conversion result is represented in straight binary for ports configured in single-ended mode (modes 6, 7), and in two's complement for ports configured in differential or pseudo-differential mode (mode 8). The ADC data register of the port configured as an ADC negative input in differential or pseudo-differential mode contains 0x0000.
	ADCDAT_15[11:0] ADCDAT_16[11:0] ADCDAT_17[11:0] ADCDAT_18[11:0] ADCDAT_19[11:0]	

## **DAC Data Registers (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
11:0	DACDAT_0[11:0]	DAC data for port i (0≤i≤19)
	DACDAT_1[11:0]	12-bit DAC data for port i.
	DACDAT_2[11:0]	The data is represented in straight binary.
	DACDAT_3[11:0]	
	DACDAT_4[11:0]	
	DACDAT_5[11:0]	
	DACDAT_6[11:0]	
	DACDAT_7[11:0]	
	DACDAT_8[11:0]	
	DACDAT_9[11:0]	
	DACDAT_10[11:0]	
	DACDAT_11[11:0]	
	DACDAT_12[11:0]	
	DACDAT_13[11:0]	
	DACDAT_14[11:0]	
	DACDAT_15[11:0]	
	DACDAT_16[11:0]	
	DACDAT_17[11:0]	
	DACDAT_18[11:0]	
	DACDAT_19[11:0]	

### **Applications Information**

#### **Configuration Flow Chart**




Figure 14. PIXI Port Configuration Flow Chart

#### **Configuration Software (GUI)**

To simplify use of the MAX11300, Maxim has created a GUI for users to easily configure the device for unique application needs with a simple drag and drop. The soft-

ware generates register addresses and corresponding register values. <u>Figure 15</u> shows an example of this software with a few functional connections.




Figure 15. Example of GUI to Develop Configuration File

### **Configuration Software Output File**

Created on	m/d/yyyy hr:min		
NAME	ADDRESS	VALUE	DESCRIPTION
gpo_data_15_to_0	0x0D	0x0000	GPO data for PORTS 15 to 0
gpo_data_19_to_16	0x0E	0x0000	GPO data for PORTS 19 to 16
device_control	0x10	0xDFCB	Device main control register
interrupt_mask	0x11	0xFFFF	Interrupt mask register
gpi_irqmode_7_to_0	0x12	0x0000	GPI port 0 to 7 mode register
gpi_irqmode_15_to_8	0x13	0x0000	GPI port 8 to 15 mode register
gpi_irqmode_19_to_16	0x14	0x0000	GPI port 16 to 19 mode register
dac_preset_data_1	0x16	0x0005	DAC preset data #1
dac_preset_data_2	0x17	0x02EE	DAC preset data #2
tmp_mon_cfg	0x18	0x0000	Temperature monitor configuration
tmp_mon_int_hi_thresh	0x19	0x07FF	Internal temperature monitor high threshold
tmp_mon_int_lo_thresh	0x1A	0x0800	Internal temperature monitor low threshold
tmp_mon_ext1_hi_thresh	0x1B	0x07FF	1st external temperature monitor high threshold
tmp_mon_ext1_lo_thresh	0x1C	0x0800	1st external temperature monitor low threshold
tmp mon ext2 hi thresh	0x1D	0x07FF	2nd external temperature monitor high threshold
tmp_mon_ext2_lo_thresh	0x1E	0x0800	2nd external temperature monitor low threshold
port_cfg_00	0x20	0x7020	Configuration register for PORT0
port_cfg_01	0x21	0x1000	Configuration register for PORT1
port_cfg_02	0x22	0x5000	Configuration register for PORT2
port_cfg_03	0x23	0x8024	Configuration register for PORT3
port_cfg_04	0x24	0x9000	Configuration register for PORT4
port_cfg_05	0x25	0xC000	Configuration register for PORT5
port_cfg_06	0x26	0x0000	Configuration register for PORT6
port_cfg_07	0x27	0x2000	Configuration register for PORT7
port_cfg_08	0x28	0x0000	Configuration register for PORT8
port_cfg_09	0x29	0x1000	Configuration register for PORT9
port_cfg_10	0x2A	0xB00E	Configuration register for PORT10
port_cfg_11	0x2B	0x0000	Configuration register for PORT11
port_cfg_12	0x2C	0xB001	Configuration register for PORT12
port_cfg_13	0x2D	0x0000	Configuration register for PORT13
port_cfg_14	0x2E	0x1000	Configuration register for PORT14
port_cfg_15	0x2F	0x7020	Configuration register for PORT15
port_cfg_16	0x30	0x5000	Configuration register for PORT16
port_cfg_17	0x31	0x6000	Configuration register for PORT17
port_cfg_18	0x32	0x3000	Configuration register for PORT18
port_cfg_19	0x33	0x4009	Configuration register for PORT19

#### **Configuration Software Output File (continued)**

NAME	ADDRESS	VALUE	DESCRIPTION
dac_data_port_00	0x60	0x0005	DAC data register for PORT0
dac_data_port_01	0x61	0x0005	DAC data register for PORT1
dac_data_port_02	0x62	0x0005	DAC data register for PORT2
dac_data_port_03	0x63	0x0005	DAC data register for PORT3
dac_data_port_04	0x64	0x0005	DAC data register for PORT4
dac_data_port_05	0x65	0x0005	DAC data register for PORT5
dac_data_port_06	0x66	0x0005	DAC data register for PORT6
dac_data_port_07	0x67	0x0005	DAC data register for PORT7
dac_data_port_08	0x68	0x0005	DAC data register for PORT8
dac_data_port_09	0x69	0x0005	DAC data register for PORT9
dac_data_port_10	0x6A	0x0005	DAC data register for PORT10
dac_data_port_11	0x6B	0x0005	DAC data register for PORT11
dac_data_port_12	0x6C	0x0005	DAC data register for PORT12
dac_data_port_13	0x6D	0x0005	DAC data register for PORT13
dac_data_port_14	0x6E	0x0005	DAC data register for PORT14
dac_data_port_15	0x6F	0x0005	DAC data register for PORT15
dac_data_port_16	0x70	0x0005	DAC data register for PORT16
dac_data_port_17	0x71	0x0005	DAC data register for PORT17
dac_data_port_18	0x72	0x0005	DAC data register for PORT18
dac_data_port_19	0x73	0x0005	DAC data register for PORT19

#### Layout, Grounding, Bypassing

For best performance, use PCBs with a solid ground plane. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another or digital lines underneath the MAX11300 package. Noise in AVDD, AGND, AVDDIO, AVSSIO, ADC\_REF\_INT, ADC\_EXT\_ INT, and DAC REF affects the device performance. Bypass AVDD, DVDD, AVDDIO, and AVSSIO to ground with 0.1µF and 10µF bypass capacitors. Bypass ADC INT REF and DAC REF to ground with capacitors whose values are shown in the REF Electrical Specifications table. Bypass ADC\_EXT\_REF to ground with a 4.7µF capacitor. Place the bypass capacitors as close as possible to the respective pins and minimize capacitor lead and trace lengths for best supply-noise rejection. For optimum heat dissipation, connect the exposed pad (EP) to a large copper area, such as a ground plane.

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX11300GCM+*	-40°C to +105°C	48 TQFP-EP**
MAX11300GTL+	-40°C to +105°C	40 TQFN-EP**

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

#### **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
40 TQFN-EP	T4066+3	21-0141	90-0054
48 TQFP-EP	C48E+8	21-0065	90-0138

<sup>\*</sup>Future Product—Contact factory for availability.

<sup>\*\*</sup>EP = Exposed pad.

#### MAX11300

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/14	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.