











TPS51206

SLUSAH1E-MAY 2011-REVISED JULY 2018

# TPS51206 2-A Peak Sink / Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4

#### 1 Features

- Supply Input Voltage: Supports 3.3-V Rail and 5-V Rail
- VLDOIN Input Voltage Range: VTT+0.4 V to 3.5 V
- VTT Termination Regulator
  - Output Voltage Range: 0.5 V to 0.9 V
  - 2-A Peak Sink and Source Current
  - Requires Only 10-μF MLCC Output Capacitor
  - ±20 mV Accuracy
- VTTREF Buffered Reference
  - VDDQ/2 ± 1% Accuracy
  - 10-mA Sink and Source Current
- Supports High-Z in S3 and Soft-Stop in S4 and S5 with S3 and S5 Inputs
- Overtemperature Protection
- 10-Pin, 2 mm x 2 mm SON (DSQ) Package

## 2 Applications

- DDR2, DDR3, DDR3L, and DDR4 Memory Power Supplies
- SSTL\_18, SSTL\_15, SSTL\_135 and HSTL Termination
- Telecom and Datacom, GSM Base Station, LCD-TV and PDP-TV, Copier and Printer, Set-top Box

## 3 Description

The TPS51206 device is a sink and source double date rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed low-input voltage, low-cost, low-external component count systems where space is a key consideration. The device maintains fast transient response and only requires 1 x 10-μF of ceramic output capacitance. The device supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L), and DDR4 VTT bus. The VTT current capability is ±2-A peak. The device supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4 or S5 state (suspend to disk).


The TPS51206 device is available in 10-Pin, 2 mm × 2 mm SON (DSQ) PowerPAD™ package and specified from −40°C to 105°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS51206	WSON (10)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Application



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

13
1;
1
17
17
1
18
18
rt 19
19
tation Updates 19
19
19
19
19
able
19

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision D (March 2018) to Revision E	Page
• Changed "specified from -40°C to 85°C" to "specified from -40°C to 105°C" in <i>Description</i>	
<ul> <li>Changed maximum operating temperature from "85 °C" to "105 °C" in Recommended Operating C</li> </ul>	Conditions table 4
Changes from Revision C (August 2016) to Revision D	Page
Added VTTREF tolerance at 100 μA condition	5
Changes from Revision B (December 2014) to Revision C	Page
Added references to DDR4 compatibility	1
Added Receiving Notification of Documentation Updates section	19
Added Community Resources section	19
Changes from Revision A (October 2013) to Revision B	Page
<ul> <li>Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, E Modes, Application and Implementation section, Power Supply Recommendations section, Layout and Documentation Support section, and Mechanical, Packaging, and Orderable Information section</li> </ul>	section, Device
Changes from Original (MAY 2011) to Revision A	Page
Added minimum and maximum values to the wake up condition of the VDD UVLO threshold voltage.	ne specification

Submit Documentation Feedback

Copyright © 2011–2018, Texas Instruments Incorporated



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN I/O		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
GND	8	_	Signal ground	
PGND	4	_	Power GND for VTT LDO	
S3	7	I	S3 signal input	
S5	9	I	S5 signal input	
VDD	10	I	Device power supply input (3.3 V or 5 V)	
VDDQSNS	1	I	VDDQ sense input, reference input for VTTREF	
VLDOIN	2	I	Power supply input for VTT/ VTTREF	
VTT	3	0	Power output for VTT LDO, need to connect 10-μF or greater MLCC for stability. No maximum limit for VTT output capacitance.	
VTTREF	6	0	VTTREF buffered reference output. Connect to MLCC between 0.22- $\mu$ F and 1- $\mu$ F for stability. The VTTREF pin can not be open.	
VTTSNS	5	I	VTT LDO voltage sense input	
Thermal Pad		_	Solder to the ground plane for increased thermal performance.	



### **Specifications**

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

	-		MIN	MAX	UNIT
Input voltage (2)	VDD, S3, S5		-0.3	7	V
	VLDOIN, VTTSNS, VDDQSNS		-0.3	3.6	
	PGND		-0.3	0.3	V
Output voltage (2)	VTT, VTTREF		-0.3	3.6	
Operation junction temperature, T <sub>J</sub>		-40	150	°C	
Storage temperature, T <sub>stg</sub>			<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings<sup>(1)</sup> may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

#### 6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
Supply voltage	VDD	3.1	6.5	V
Input voltage range <sup>(1)</sup>	S3, S5	-0.1	6.5	
	VLDOIN, VTTSNS, VDDQSNS	-0.1	3.5	V
	PGND	-0.1	0.1	
Output voltage range (1)	VTT, VTTREF	-0.1	3.5	V
Operating free-air temp	Operating free-air temperature, T <sub>A</sub>		105	°C

<sup>(1)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DSQ (WSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70.3	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	33.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.9	*C/vv
ΨЈВ	Junction-to-board characterization parameter	33.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	16.3	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

<sup>(2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics


Over operating free-air temperature range,  $V_{VDD} = 5 \text{ V}$ , VLDOIN is connected to VDDQSNS,  $V_{S3} = V_{S5} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURR	ENT					
I <sub>VDD(S0)</sub>	VDD supply current, in S0	$T_A$ = 25°C, No load, $V_{S3}$ = $V_{S5}$ = 5 V, $V_{VDDQSNS}$ = 1.8 V		170		μА
I <sub>VDD(S3)</sub>	VDD supply current, in S3	$T_A = 25$ °C, No load, $V_{S3} = 0$ V, $V_{S5} = 5$ V, $V_{VDDQSNS} = 1.8$ V		80		μА
I <sub>VDDSDN</sub>	VDD shutdown current, in S4 and S5	$T_A = 25$ °C, No load, $V_{S3} = V_{S5} = 0$ V, $V_{VDDQSNS} = 1.8$ V			1	μΑ
I <sub>VLDOIN(S0)</sub>	VLDOIN supply current, in S0	$T_A = 25$ °C, No load, $V_{S3} = V_{S5} = 5$ V, $V_{LDION} = 1.8$ V			5	μА
I <sub>VLDOIN(s3)</sub>	VLDOIN supply current, in S3	$T_A$ = 25°C, No load, $V_{S3}$ = 0 V, $V_{S5}$ = 5 V, $V_{LDION}$ = 1.8 V			5	μΑ
I <sub>VLDOINSDN</sub>	VLDOIN shutdown current, in S4 and S5	$T_A$ = 25°C, No load, $V_{S3}$ = $V_{S5}$ = 0 V, $V_{LDION}$ = 1.8 V			5	μΑ
VTTREF OUTP	UT					
V <sub>VTTREF</sub>	Output voltage		V <sub>V</sub>	DDQSNS/2		V
		$ I_{VTTREF}  \le 10 \text{ mA}, 1.5 \text{ V} \le V_{VDDQSNS} \le 1.8 \text{ V}$	49%		51%	
$V_{VTTREFTOL}$	Output voltage tolerance to V <sub>VDDQSNS</sub>	I <sub>VTTREF</sub>  ≤ 10 mA, 1.2 V ≤ V <sub>VDDQSNS</sub> < 1.5 V	48.75%		51.25%	
		I <sub>VTTREF</sub>  ≤ 100 μA, 1.2 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V	49%		51%	
I <sub>VTTREFSRC</sub>	Source current	$V_{VDDQSNS} = 1.8 \text{ V}, V_{VTTREF} = 0 \text{ V}$	10			mA
I <sub>VTTREFSNK</sub>	Sink current	V <sub>VDDOSNS</sub> = 0 V, V <sub>VTTREF</sub> = 1.8 V	10			mA
I <sub>VTTREFDIS</sub>	VTTREF Discharge current	$T_A = 25^{\circ}\text{C}, V_{S3} = V_{S5} = 0\text{V}, V_{VTTREF} = 0.5 \text{ V}$		1.3		mA
VTT OUTPUT		1A = 0 0, 133 135 01, 1VIINEF 010 1				
V <sub>VTT</sub>	Output voltage		V,	<sub>'DDQSNS</sub> /2		V
• • • • • • • • • • • • • • • • • • • •		I <sub>VTT</sub>  ≤ 10 mA, 1.4 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V		DDQSNS/ =	20	
	Output voltage tolerance to Vyddosns/2	$ I_{VTT}  < 1 \text{ A}, 1.4 \text{ V} \le V_{VDDOSNS} \le 1.8 \text{ V}^{(1)}$	-30		30	mV
		$ I_{VTT}  < 2 \text{ A}, 1.4 \text{ V} \le V_{VDDQSNS} \le 1.8 \text{ V}^{(1)}$	<del>-4</del> 0		40	
$V_{VTTTOL}$		$ V_{\text{TT}}  \le 10 \text{ mA}, 1.2 \text{ V} \le V_{\text{VDDQSNS}} \le 1.4 \text{ V}$	-20		20	
	VEEQUITO	$ V_{\text{TT}}  < 1 \text{ A}, 1.2 \text{ V} \le V_{\text{VDDQSNS}} \le 1.4 \text{ V}$	-30		30	
					40	
	Course summer limit	$ I_{VTT}  < 1.5 \text{ A}, 1.2 \text{ V} \le V_{VDDQSNS} < 1.4 \text{ V}^{(1)}$	-40		40	
VTTOCLSRC	Source current limit	$V_{VDDQSNS} = 1.8 \text{ V}, V_{VTT} = V_{VTTSNS} = 0.7 \text{ V}$	2			Α
I <sub>VTTOCLSNK</sub>	Sink current limit	$V_{VDDQSNS} = 1.8 \text{ V}, V_{VTT} = V_{VTTSNS} = 1.1 \text{ V}$	2			Α
I <sub>VTTLK</sub>	Leakage current	$T_A = 25^{\circ}\text{C}$ , $V_{S3} = 0$ V, $V_{S5} = 5$ V, $V_{VTT} = V_{VTTREF}$			5	μΑ
I <sub>VTTSNSBIAS</sub>	VTTSNS input bias current	$V_{S3} = 5 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-0.1		0.1	μΑ
I <sub>VTTSNSLK</sub>	VTTSNS leakage current	$V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-0.1		0.1	μΑ
I <sub>VTTDIS</sub>	VTT Discharge current	$T_A = 25^{\circ}\text{C}$ , $V_{S3} = V_{S5} = V_{VDDQSNS} = 0 \text{ V}$ , $V_{VTT} = 0.5 \text{ V}$		7		mA
VDDQ INPUT						
I <sub>VDDQSNS</sub>	VDDQSNS input current	V <sub>VDDQSNS</sub> = 1.8 V		30		μΑ
UVLO/LOGIC T	HRESHOLD					
$V_{VDDUV}$	VDD UVLO threshold voltage	Wake up Hysteresis	2.67	2.90	3.00	٧
V <sub>LL</sub>	S3 and S5 low-level voltage	,			0.5	V
V <sub>LH</sub>	S3 and S5 high-level voltage		1.8		0.0	V
	S3 and S5 hysteresis voltage		1.0	0.3		V
V <sub>LHYST</sub>			1	0.3	4	
OVER TEMPER	S3 and S5 input leak current		<b>–1</b>		1	μА
OVER-TEMPER	RATURE PROTECTION	Chutdown temporature (1)		450		
T <sub>OTP</sub>	Over temperature protection	Shutdown temperature <sup>(1)</sup>		150		°C
OTP	C. C. temperature protection	Hysteresis <sup>(1)</sup>		10		

<sup>(1)</sup> Ensured by design. Not production tested.



#### 6.6 Typical Characteristics




Submit Documentation Feedback

Copyright © 2011–2018, Texas Instruments Incorporated




#### **Typical Characteristics (continued)**



## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**




Submit Documentation Feedback

Copyright © 2011–2018, Texas Instruments Incorporated



#### **Typical Characteristics (continued)**



Copyright © 2011–2018, Texas Instruments Incorporated

Subm


Product Folder Links: TPS51206

#### 7 Detailed Description

#### 7.1 Overview

The TPS51206 device is a sink or source double date rate (DDR) termination regulator with VTTREF buffered reference output.

#### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

#### 7.3.1 VTT Sink and Source Regulator

The TPS51206 device is a sink or source tracking termination regulator specifically designed for low input voltage, low cost, and low external component count systems where space is a key application parameter. The device integrates a high-performance, low-dropout (LDO) linear regulator (VTT) that has ultimate fast response to track  $\frac{1}{2}$  VDDQSNS within 40 mV at all conditions, and its current capability is 2 A for both sink and source directions. A 10- $\mu$ F (or greater) ceramic capacitor(s) need to be attached close to the VTT terminal for stable operation. A grade of X5R or better is recommended. To achieve tight regulation with minimum effect of trace resistance, the remote sensing terminal, VTTSNS, should be connected to the positive terminal of the output capacitor(s) as a separate trace from the high current path from the VTT pin.

The device has a dedicated pin, VLDOIN, for VTT power supply to minimize the LDO power dissipation on user application. The minimum VLDOIN voltage is 0.4 V above the ½ VDDQSNS voltage.

#### **7.3.2 VTTREF**

The VTTREF pin includes 10 mA of sink or source current capability, and tracks  $\frac{1}{2}$  of VDDQSNS with  $\pm 1\%$  accuracy. The VTTREF pin can not be open. A  $0.22-\mu F$  ceramic capacitor needs to be attached close to the VTTREF terminal for stable operation; X5R or better grade is recommended.



#### **Feature Description (continued)**

#### 7.3.3 VDD Undervoltage Lockout Protection

The TPS51206 device input voltage (VDD) includes undervoltage lockout protection (UVLO). When the VDD pin voltage is lower than UVLO threshold voltage, VTT and VTTREF are shut off. This is non-latch protection.

#### 7.3.4 VTT Current Limit

The TPS51206 device has VTT sink and source current limit capability. When the VTT current is higher than 2 A, the current is limited and VTT voltage is out of regulation. When the current is below 2 A, the VTT voltage is in regulation. This is non-latch protection.

#### 7.3.5 Overtemperature Protection

This device features internal temperature monitoring. If the temperature exceeds the threshold value, VTT and VTTREF are shut off. This is a non-latch protection.

#### 7.3.6 Power On and Off Sequence

Figure 23 is the recommended power on and off sequence. During power on, it is allowed to turn on VDD, S3 and S5 first, then turn on VLDOIN and VDDQSNS. During power off, it is allowed to turn off VDD, S3 and S5 first, then turn off VLDOIN and VDDQSNS.




Figure 23. Typical Timing Diagram



#### 7.4 Device Functional Modes

#### 7.4.1 Power State Control

The TPS51206 device has two input pins, S3 and S5, to provide simple control of the power state. Table 1 describes S3 and S5 terminal logic state and corresponding state of VTTREF and VTT outputs. VTT is turn-off and placed to high impedance (High-Z) state in S3. The VTT output is floated and does not sink or source current in this state. When both S5 and S3 pins are LOW, the power state is set to S4 and S5. In S4 and S5 state, all the outputs are turn-off and discharged to GND.

Table 1. S3 and S5 Control Table

STATE	S3	<b>S</b> 5	VTTREF	VTT
S0	HI	HI	ON	ON
S3	LO	HI	ON	OFF(High-Z)
S4 and S5	LO	LO	OFF(Discharge)	OFF(Discharge)



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 8.1 Application Information

The TPS51206 device is typically used as a sink and source tracking termination regulator which converts a voltage from VTT+0.4 V to 3.5 V

#### 8.2 Typical Applications

#### 8.2.1 VLDOIN = VDDQ Configuration

Figure 24 shows an application diagram for a configuration where VLDOIN and VDDQ are connected.



Copyright © 2016, Texas Instruments Incorporated

Figure 24. VLDOIN = VDDQ Configuration

#### 8.2.1.1 Design Requirements

**Table 2. Design Parameters** 

PARAMETER	EXAMPLE VALUE
Supply Voltage (VDD)	3.3 V or 5 V
VLDOIN = VDDQ	1.5 V
Output Current	±2 A

#### 8.2.1.2 Detailed Design Procedure

Table 3. VLDOIN = VDDQ Configuration Components

REFERENCE DESIGNATOR	SPECIFICATION	MANUFACTURER	PART NUMBER
C1, C3	10 μF, 6.3 V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C2	0.1 μF, 6.3 V, X5R, 1005 (0402)	Taiyo Yuden	JWK105BJ104MP
C4	0.22 μF, 6.3 V, X5R, 1005 (0402)	Taiyo Yuden	JMK105BJ224KV

#### 8.2.1.2.1 VDD Capacitor

Add a ceramic capacitor, with a value 0.1 µF (or greater) and X5R grade (or better), placed close to the VDD terminal, to stabilize the bias supply voltage from any parasitic impedance from the power supply rail.

#### 8.2.1.2.2 VLDOIN Capacitor

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a 10-µF (or greater) and X5R grade (or better) ceramic capacitor to supply this transient charge.

#### 8.2.1.2.3 VTTREF Capacitor

Add a ceramic capacitor, with a value  $0.22~\mu F$  and X5R grade (or better), placed close to the VTTREF terminal for stable operation.

#### 8.2.1.2.4 VTT Capacitor

For stable operation, a  $10-\mu\text{F}$  (or greater) and X5R (or better) grade ceramic capacitor(s) need to be attached close to the VTT terminal. This capacitor is recommended to minimize any additional equivalent series resistance (ESR) and/or equivalent series inductance (ESL) of ground trace between the PGND terminal and the VTT capacitor(s).

#### 8.2.1.2.5 VTTSNS Connection

To achieve tight regulation with minimum effect of trace resistance, a remote sensing terminal, the VTTSNS pin should be connected to the positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor(s) is larger than 2 m $\Omega$ . The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.




Figure 25. R-C Filter for VTTSNS

#### 8.2.1.2.6 VDDQSNS Connection

VDDQSNS is a reference input of the VTTREF and VTT. Trace should be routed away from noise-generating lines.



#### 8.2.1.3 Application Curves




Figure 26. VTT Load Transient Response (0.75 V)

#### 8.2.2 VLDOIN Separated from VDDQ Configuration

Figure 27 shows an application diagram for a configuration where VLDOIN and VDDQ are separated.




Figure 27. VLDOIN Separated from VDDQ Configuration



#### 8.2.2.1 Design Requirements

**Table 4. Design Parameters** 


PARAMETER	EXAMPLE VALUE
Supply Voltage (VDD)	3.3 V or 5 V
VLDOIN = VDDQ	1.5 V
Output Current	±2 A

#### 8.2.2.2 Detailed Design Procedure

**Table 5. VLDOIN Separated from VDDQ Configuration Components** 

REFERENCE DESIGNATOR	SPECIFICATION	MANUFACTURER	PART NUMBER
C1, C3	10 μF, 6.3V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C2	0.1 μF, 6.3V, X5R, 1005 (0402)	Taiyo Yuden	JWK105BJ104MP
C3	10 μF, 6.3V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C4	0.22 μF, 6.3V, X5R, 1005 (0402)	Taiyo Yuden	JMK105BJ224KV

#### 8.2.2.3 Application Curves





#### 9 Power Supply Recommendations

TPS51206 device is designed for a sink / source double date rate (DDR) termination regulator with VTTREF buffered reference output. Supply input voltage (VDD) supports 3.3-V rail and 5-V rail; VLDOIN input voltage supports VTT+0.4 V to 3.5 V.

#### 10 Layout

#### 10.1 Layout Guidelines

Consider the following before beginning a TPS51206 device layout design.

- The input bypass capacitor for VLDOIN should be placed as close as possible to the terminal with short and wide connections.
- The output capacitor for VTT should be placed close to the terminals (VTT and PGND) with short and wide connection in order to avoid additional ESR and/or ESL trace inductance.
- VTTSNS should be connected to the positive node of VTT output capacitor(s) as a separate trace from the
  high current VTT power trace. In addition, VTTSNS trace should be routed away from high current trace, on
  the separate layer is recommended. This configuration is strongly recommended to avoid additional ESR
  and/or ESL. If sensing the voltage at the point of the load is required, it is recommended to attach the output
  capacitor(s) at that point. In addition, it is recommended to minimize any additional ESR and/or ESL of ground
  trace between the GND pin and the VTT capacitor(s).
- The GND pin (and the negative node of the VTTREF output capacitor) and PGND pins (and the negative node of the VTT output capacitor) should be connected to the internal system ground planes (for better result, use at least two internal ground planes) with multiple vias. Use as many vias as possible to reduce the impedance between GND pin or PGND pin and the system ground plane.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly
  to the package thermal pad. The wide traces of the component and the side copper connected to the thermal
  land pad help to dissipate heat. Numerous vias 0.33 mm in diameter connected from the thermal land to the
  internal/solder side ground plane(s) should also be used to help dissipation. Consult the TPS51206-EVM
  User's Guide for more detailed layout recommendations.

## TEXAS INSTRUMENTS

#### 10.2 Layout Example




Figure 30. PCB Layout Guideline

#### 10.3 Thermal Considerations

Because the TPS51206 device is a linear regulator, the VTT current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference between  $V_{VLDOIN}$  and  $V_{VTT}$  times  $I_{VTT}$  (VTT current) current becomes the power dissipation as shown in Equation 1.

$$P_{DISS(src)} = (V_{VLDOIN} - V_{VTT}) \times I_{VTT(src)}$$
(1)

In this case, if the VLDOIN pin is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VTT voltage is applied across the internal LDO regulator, and the power dissipation can be calculated by Equation 2.

Product Folder Links: TPS51206

$$P_{DISS(snk)} = V_{VTT} \times I_{VTT(snk)}$$
(2)

Maximum power dissipation allowed by the package is calculated by Equation 3.

$$P_{PKG} = \frac{T_{J(max)} - T_{A(max)}}{\theta_{JA}}$$

where

- T<sub>J(max)</sub> is 125°C
- T<sub>A(max)</sub> is the maximum ambient temperature in the system
- $\theta_{JA}$  is the thermal resistance from junction to ambient

(3)



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

21-Mar-2019

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51206DSQR	ACTIVE	WSON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206	Samples
TPS51206DSQT	ACTIVE	WSON	DSQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





21-Mar-2019

## PACKAGE MATERIALS INFORMATION

www.ti.com 28-Nov-2019


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51206DSQR	WSON	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS51206DSQT	WSON	DSQ	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 28-Nov-2019




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51206DSQR	WSON	DSQ	10	3000	210.0	185.0	35.0
TPS51206DSQT	WSON	DSQ	10	250	210.0	185.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated